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ABSTRACT 
4 
The gated amplifier, a new circuit which incorporates integral electronic 
switching into the design of an operational amplifier, i s  described. 
lient features of the gated amplifier a r e  i t s  low power consumption and 
its versatility for use in a variety of data-processing operations. 
gated-amplifier data-processing systems a r e  l e s s  complex than systems 
which use conventional circuits to perform similar functions. 
power consumption of gated-amplifier systems i s  often 1/100 to 1/1000 
that of conventional systems. These features make the gated-amplifier 
concept particularly attractive €os use in space data-processing appli - 
cations. 
Sa- 
Many 
The 
A gated-amplifier circait  i s  designed and analyzed. Measured and pre - 
di cted performance characteristics a r e  compared. Representative data- 
processing systems are  designed with gated amplifiers and test  results 
for two systems, a digital-to-analog converter and an analog multiplier -. 
divider, a r e  presented. 
In order to realize the full advantage of the gated-amplifier concept, 
certain ancillary circuits such a s  logic circuits and shunt switches are  
required. Representative de signs are  included. 
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CHAPTER I 
INTRODUCTION 
This report presents the results of a program of research con- 
cerned with the development of a new type of operational amplifier that 
I call a gated amplifier 
switching into the design of an operational amplifier in order to en- 
hance versatility and t o  reduce the power required t o  perform many 
types of analog data-processing operations. 
The gated amplifier incorporates electronic 
These two major advantages a re  best i l lustrated with examples of 
systems developed a s  part  of the research.  
signed to perform function generation, multiplication or  division, 
and analog-to-digital and digital-to-analog conversion, as well as  
linear operations such as integration. 
amount of auxiliary circuitry in addition to the gated amplifier. 
more,  most of the auxiliary circuits a re  logic circuits which require 
no adjustment and which consume low power. 
Systems have been de- 
These systems require a small 
Further-  
In many situations gated amplifiers can reduce the power required 
to perform analog data-processing operations by two to three orders 
of magnitude compared with conventional techniques ~ 
systems which were designed were constructed and tested t o  demonstrate 
the value of the gated-amplifier approach to data processing, One of 
these was a D-A converter. 
system, and system energy requirements a re  l e s s  than 10 microjoules 
per bit. For  example, the system can perform 10-bit conversions at 
Two of the 
Ten-bit accuracy is possible with this 
a rate of 10 complete conversions per second with an average power 
consumption under 1 m W .  A second tested system is an analog multiplier- - 
divider which generates ratios of the form - xy The three input va r i l  Z '  
ables can contain frequency components greater than 100 c /s ,  and the 
system power consumption varies from 1 m W  to 6 m W  depending on the 
types of inputs applied to the system. 
! 
The experimental circuits and systems were specifically tailored 
toward use in space-electronic systems, since the most immediate use 
of the gated amplifier may be in space experiments where power i s  at 
-1- 
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, 
a premium. In order to design circuits of this type, complexity and in 
s ome cas  e s certain pe r f or mance character i s tic s were c ompr omi sed 
to reduce power consumption. 
a p p l i c ’ a t i o n s  a re  limited to space-electronic systems,  The basic 
concepts and simulation techniques developed as part  of the research 
can also be used for general-purpose analog computation, particularly 
in the a rea  of hybrid computation where the inherent switching capa- 
bility of the gated amplifier should prove useful. 
would be required in order to realize the maximum potential of the 
technique in hybrid computers e 
This does not imply that gated-amplifier 
Some circuit redesign 
This chapter provides a surnmary of the most important gated- 
amplifier concepts, as well as  a section indicating the content of r e -  
maining chapters. 
the greatest relevance to his particular interests .  
The reader may then select those chapters with 
A. THE BASIC APPROACH 
Certain types of digital switching circuits a r e  self-optimizing in 
the sense that the power required i s  essentially linearly related to  
the instantaneous frequency of operation, Circuits of this type a r e  
r e  di zed with complementary - t r an s i s t or l o  gi c and s pe ci f i  c ex ample s 
a r e  included in Chapter V where the designs used for ancillary circuits 
a r e  described. 
The same general approach where power consumption automatically 
adjusts as a function of frequency of operation does not seem to exist 
for circuits operating continuously as linear circuits for fundamental 
reasons. 
rent  levels) i s  directly proportional to collector current ,  while the 
maximum dynamic range of an amplifier i s  directly related to supply 
voltage. 
independent of operating power level. 
The bandwidth of a particular transistor (a t  leas t  a low CUF-  
Therefore, bandwidth and dynamic range cannot be specified 
Although the operational amplifier is a very useful analog data- 
processing element, it is subject to the bandwidth-dynamic range- 
power limitation characteristic of linear circuits.  
circumventing this limitation might involve switches which could be 
used to disconnect the amplifier f rom its power supply when power is 
not required for data processing, 
A first approach to 
This approach i s  unsatisfactory for 
- 3  - 
at  least two reasons. 
only for a limited class of input signals. 
supply switching one must have a signal which i s  present only a fraction 
of the time, and advance knowledge of the time the input signal will 
be present i s  required. 
proach compared with a continuously-on operational amplifier, 
F i r s t ,  an average power reduction is possible 
To take advantage of power- 
Second, no versatility is gained from this ap- 
The approach used with the gated amplifier is illustrated by the 
model shown in F ig .  1 - 1 .  
model possesses two states a s  follows: 
The gated amplifier represented by this 
The three switches are closed and the output voltage (as a function 
of the complex frequency s)  is related to the two inputs as 
This state is defined as the ON state. (All  voltages a r e  referred to a 
common ground which i s  not included in the block diagrams presented 
in this report).  
The amplifier i s  defined as O F F  with the three switches open and 
N o  intermediate in this state the power consumption is close to zero,  
condition exists; 
same state. 
all three switches shown in Fig. 1-1 must have the 
Only the three terminals shown external to the dashed 
lines in Fig. 1-1 a re  available for use. 
The gating characteristics of the gated amplifier represented by 
F ig .  1-1 offer several significant advantages when the circuit is used 
as  a data-processing element in space systems. Average power con- 
sumption can be reduced for a large class of input signals because of 
the possibility of operating the amplifier in a periodically-gated or 
sampling mode 
storage, scaling of variables, and filtering a r e  possible while the 
amplifier is OFF.  Furthermore, sampling can be combined with 
capacitive storage and processing during intervals when the ampli- 
fier i s  OFF  in order to increase the versatility of the gated amplifier, 
Certain simple processing operations including 
B. THE GATED-AMPLIFIER CIRCUIT 
The design approach used to realize the gated-amplifier circuit 
differs f rom that normally used for operational amplifiers because of 
-4- 
Fig. 1-1 ModGI for the Gated AmpliAkr 
( Shown in OFF State ) 
f 
Fig. 1-2 Simple Gated Amplifier 
a 
-5-  
the special characteristics of the circuit. 
char acte r i  s tic s a r e  : 
The most important of these 
1. 
2. 
3. 
4. 
It is necessary to include provision for gating. 
ON-state power consumption must be minimized even though 
gating i s  used to reduce average power consumption. 
best, gating leads to an average power consumption equal t o  
the amplifier ON-state power consumption multiplied by i t s  
duty factor (ratio of ON time to total t ime). Therefore, r e -  
duction of ON-state power leads directly to an average power 
reduction 
At 
The circuit must deliver high output current  to permit rapid 
charging of the large capacitors often used as loads. 
It i s  necessary t o  include provision for modification of the 
amplifier transfer function in  order to compensate fo r  widely 
varying feedback ratios and loads often used with the gated 
amplifier. 
A very simple amplifier which displays two of the required gated- 
amplifier characteristics is shown in F i g .  1-2. This circuit is ON 
with the gate lead at  a negative potential, and in this state provides 
gain between a differential input stage* and a single-ended output. If 
the gate lead i s  switched to a positive voltage, the two inputs a re  iso- 
lated since transistors Q 
also turnedoff and the diode i s  reverse biased so  that the output i s  
isolated, 
various leakage currents ~ 
and Q2 a re  cut off ,  Transistor Q3 is 1 
The power consumption is reduced to a level determined by 
The dominant pole of this type of amplifier i s  caused by collector- 
to-base (or  Miller) capacitance associated with transistor Q3. andin-  
creasing the size of this capacitance controls the transfer function. 
Small capacitors suffice because of the high gain associated with Q 3’ 
.b 1 
Throughoutthis report, the two inputs of the gated amplifier wi l l  be 
designated as the negative-gain input and the positive-gain input, A 
d-c 
gain input i s  more positive than the negative-gain input forces the 
output voltage positive with respect to ground, 
signal applied between these two terminals s o  that the positive- 
-6- 
and therefore gating time 
Unfortunately, many 
is not degraded by this compensation technique. 
performance characteristics of the simple con- '9 
figuration a r e  poor, and i t  is therefore unacceptable for use in demand- 
ing applications. 
The prototype gated-amplifier circuit developed as  part of the 
research maintains the two advantages of the simple circuit shown in 
F ig .  1-2, but numerous modifications a r e  included to correct  per-  
formance deficiencies. 
differential stage in order to  improve common-mode rejection ratio, 
The inverter shown as Q in Fig. 1-2 is replaced with a cascode 
amplifier to improve frequency response. 
a s  a load for the cascode amplifier, and this technique results in a 
voltage gain of 25,000 across  a single amplifying stage. 
of obtaining most of the voltage gain in one stage results in a transfer 
function which is nearly ideal for use in applications involving feed- 
back, 
where the amplifier voltage gain exceeds unity, and the separation 
between these two poles is more than two decades. Greater separation 
can be obtained by shunting small capacitors around the cascode ampli- 
fier,  and this method can be used to stabilize the amplifier for all 
expected loads and feedback ratios. 
A constant current  source is added to the 
3 
A current source is used 
This approach 
The transfer function has only two poles located at frequencies 
A unity-voltage-gain buffer amplifier is  used to isolate the high- 
impedance node at the output of the cascode circuit f rom loads which 
may be connected to the gated amplifier, 
ploys emitter followers biased in a novel way a s  aClass-B output stage. 
The quiescent bias current  required by the buffer amplifier is  approxi- 
mately 100 p.A and the stage can deliver output currents in excess of 
250 mA.  
The buffer amplifier em-  
The prototype gated-amplifier circuit has a unity-voltage -gain 
frequency in  excess of 30 Mc and requires approximately 15 m W  of 
power when ON. 
Gating i s  accomplished using the two current  sources as gating 
switches. 
ON and a r e  not included only to  permit gating. 
These current  sources a r e  required when the amplifier i s  
-7 - 
* I  
Certain additional components a r e  added to the basic gated-amplifier 
c i r c u i  t to improve performance characteristics as follows: 
1. Transistors a re  used to discharge several critical nodes in  
the amplifier at turn OFF in order to minimize turn-off time. 
Slow turn O F F  could introduce e r r o r s  in the value of a voltage 
stored on a capacitor. 
2 e Temperature-dependent compensation is used to reduce both 
ON-and OFF-state input current .  
The voltage drift referred to the input of the amplifier is r e -  
duced by compensation, 
3 .  
The ON-state performance characteristics of the gated amplifier 
have be en c ompare d with sever a1 c omme rci  ally- available ope rati  m a l  
amplifiers Many specifications a r e  essentially identical. The major 
differences summarized below reflect the differences in intended appli- 
cation and the novel design approach used to realize the gated-amplifier 
circuit: 
1 The maximum output voltage of the gated amplifier i s  & 4 
volts compared with a typical value of f 10 volts for solid-state 
operational amplifiers 
2. The maximum output current  of the gated amplifier i s  more 
than an order of magnitude higher than conventional oper- 
ational amplifiers. 
charging. 
The d-c open-loop gain of the gated amplifier is somewhat 
This i s  required to permit rapid capacitor 
3 .  
lower than that of conventional operational amplifiers 
reflects an engineering tradeoff made in the choice of certain 
transistors to improve frequency response, 
gain of the gated amplifier (80, 000) is sufficient for all in- 
tended applications, 
This 
The open-loop 
4. The unity-voltage-gain frequency of the gated amplifier is at  
least  a factor of three higher than any existing differential- 
input operational amplifier. 
- 8-  
5. The power consumption of the gated amplifier in  the ON state 
is between 1 and 2 orders of magnitude lower than conventional 
operational amplifiers, 
The important characteristics of the amplifier which a re  directly 
attributable to gating include : 
1. The turn-on time (time required for the amplifier to  become 
active following application of an ON pulse) i s  0 .7  p s  . 
2 .  The total charge supplied by any of the three available termi-  
nals at turn O F F  is l ess  than 4 x 
e r r o r s  from this source of less  than 1 m V  in typical sampling 
ope rations e 
coulomb, This insures 
3 .  The leakage current ,  at  any of the three terminals with the 
amplifier OFF is typically A. Prolonged storage of 
voltages on capacitors connected to the terminals i s  thus as-  
sured. 
4. The OFF-state power consumption is 50. pW. 
C . APPLICATIONS 
The design approach used to realize the gated amplifier and the 
resultant performance characteristics summarized to  this point r e -  
present an important part of the research.  
of gated-amplifier techniques can only be determined f rom the possible 
applications of the circuit; 
cations. 
However, the ultimate value 
this section outlines some of these appli- 
The approach to power minimization used with gated amplifiers 
is threefold. F i r s t ,  a data-processing system should be designed with 
a minimum number of gated amplifiers, Second, the system should be 
organized s o  that the amplifiers a r e  ON a minimum fraction of the time. 
Third, the amplifiers should consume low power when ON. Only the 
third of these items has been mentioned in  connection with the design 
procedure outlined earlier.; 
system-design techniques used with gated amplifiers. 
the other two a r e  intimately related to  the 
Complex data-processing operations a r e  realized by combining 
several fundamental operations. The number of these fundamental 
-9-  
operations i s  at  present quite low, and I feel that many additional 
equally important operations wil l  be discovered as  greater experience 
i s  gained with the gated amplifier. 
value a r e  summarized in the following paragraphs. 
L 
The known techniques of greatest 
Sampling in one 'form or another i s  included in  nearly all gated- 
Sample and hold circuits can be constructed 
The switching 
amplifier applications. 
using only a gated amplifier and a storage capacitor. 
required to change from the sample to the hold mode i s  easily accom- 
plished. 
by dielectric absorption in the hold capacitor rather than by gated- 
amplifier e r r o r s ,  
typical ratio of hold time to sample time i s  4 x l o 7  for an e r r o r  of 
one percent of full output. 
4 6 circuits where ratios from 10 to 10 a re  typical. 
The ultimate accuracy of gated-amplifier samplers i s  limited 
Samples can be acquired in less  than 5 ps, and the 
This compares favorably with conventional 
A second basic operation provides a particular type of time sum- 
mation, 
can be summed over any number of these intervals. 
The value of an analog variable at discrete time intervals 
One application 
\ 
of this operation is as an approximate integrator, where average power 
I 
can be drastically reduced since the amplifier remains O F F  most of 
the time. 
A gated integrator is identical to a conventional analog integrator 
except that a gated amplifier i s  used in place of an operational ampli- 
fier.  
ditional switching in  most cases.  
integrator i s  in voltage -to-time conversion circuits.  
for the ramp generated by a gated integrator supplied with a slowly 
varying input Y to reach a magnitude X i s  determined using a second 
gated amplifier as  a comparator. 
to T .  
a s  soon as the conversion i s  complete. 
voltage-to-time conversion i s  a s  a means for  A-D conversion. 
This permits control of initial conditions with no need for  ad- 
One important use of the gated 
The time required 
The resultant time is proportional 
Power consumption i s  minimized by gating both amplifiers O F F  
One possible application of 
Examples of three of the more complex operations which are  
possible by combining the basic operations a re  summarized below. 
Function generations (generation of Y = F(X)  where X is an 
analog variable) can be easily instrumented with gated amplifiers, In 
1 
-10- 
many cases the resultant system is less  complex than a conventional 
realization since the need for nonlinear diode networks is eliminated. 
One technique uses cascaded gated integrators to generate outputs 
proportional to t, t t etc. The required function is expanded in a 
Taylor ser ies  using time as the independent variable. 
is sampled at a time proportional to X in  order to generate the re-  
quired function. A second approach involves the simulation of a d i f -  
ferential equation with a solution equal to F(t)  using essentially 
standard analog simulation methods. 
time proportional to X.  
2 3  
The expansion 
The solution is sampled at a 
A multiplier-divides system using gated amplifiers was constructed 
as part  of the experimental program. 
of two slowly varying analog quantities - is generated. A gated 
integrator with an input Y is operated for the time interval - with 
a resultant final output equal to - xY z *  
experimental system is operated repetitively at  a 1 -Kc sampling rate 
and the output of the sample-and-hold circuit i s  filtered to provide a 
continuous ratio in cases where the frequency components of the input 
signals a re  low compared to 1 Kc, 
A time proportional to the ratio 
X 
Z 
Z '  
This value is sampled. The 
The system has an rms e r r o r  for time-invariant inputs of 0 . 5  
percent of full output, and minor modifications should improve this 
figure to 0.1 percent. In cases where the ideal output contains no 
frequency components above 100 c/s, the actual system output is the 
ideal output delayed by approximately 1 ms. 
lead to a somewhat distorted output, but in many l e s s  demanding appli- 
cations operation to 250 c/s is possible. The power requirements 
of this system varied from 1 m W  to 6 m W  depending on the amplitude 
and frequency of the three input signals. 
Higher-frequency signals 
A second experimental system was designed to provide direct con- 
version of sequential, natural-binary inputs to a proportional analog 
output. 
temporary data storage is accomplished with capacitors so  that no 
flip-flop storage is needed. 
An interesting feature of this system is that all required 
This approach results in  a compact system. 
A modified sampling circuit is used in conjunction with passive 
charge transfer between two capacitors during intervals when the 
sampling amplifier i s  OFF to generate a waveform with values equal 
B 
i 
a 
-11- 
to 4, 2, 1, etc. volts a t  time intervals when a binary input can be 
present. 
waveform at all times when the input is a binary "l",  and also attenu- 
ates the resultant sum by a factor of 1/2 to provide an analog output 
with 2 volts corresponding to the most significant digital bit. 
A time summation circuit totalizes the magnitude of this 
The system e r r o r  is 2 m V  rrns s o  that 10-or 11-bit conversions 
a r e  possible. 
10 microjoules. 
The required energy per bit of conversion is l ess  than 
D. RELATED TECHNIQUES 
The basic operational method of using feedback for the accurate 
generation of transfer functions has been recognized for  many years .  
The development of chopper stabilization in  1950, which permitted 
reduction of the drift inherent in ear l ier  d-c amplifier designs to a 
tolerable level, made possible electronic analog computation as  it is 
known today. More recently, semiconductors have been used in the 
design of operational amplifiers, leading to significantly increased 
computing frequencies and reducing voltage drift to the point where 
chopper stabilization is no longer required in many applications, 
Many manufacturers now offer solid-state operational amplifiers. 
l* 
/ 
Solid-state electronic switches have also been designed within the 
'pas t  few years,  and these switches a r e  being used to increase the versa-  
tility of operational amplifiers. 
analog computation a 
This has led to the new area  of hybrid 
2 The diamond circuit is one existing design which incorporates 
switching into an active-circuit design. The diamond circuit i s  essen- 
tially a four-diode gate where the diodes have been replaced with base- 
to-emitter junctions of t ransistors,  
current  gain and unity voltage gain. 
high-speed sample-and-hold circuit and has been used in several space 
experiments. 
more complex data-processing operations. 
This results in a design with high 
This circuit i s  very useful as a 
Methods have been reported for using this circuit in 
However, the diamond 
' ,  
96 
Numerical superscripts refer  to i tems in the Bibliography 
-12- 
circuit does not have a differential input and cannot be used directly t o  
provide voltage gain greater than unity. 
ques developed for use with the gated amplifier cannot be implemented 
with the diamond circuit. 
Therefore, most of the techni- 
At least  one digital technique has been reported3 which i s  some- 
what analogous to a technique used with gated amplifiers. Ordinary 
flip-flops a r e  pulsed ON periodically by including a switch in ser ies  
with the power-supply voltage. 
that the flip-flops a r e  ON whenever a change in  state is required. 
During the time interval when a flip-flop i s  O F F  its state is maintained 
as  a capacitor voltage. This voltage i s  used to restore the original 
state of the flip-flop when power is r-eapgdied. This method has been 
tested experimentally and has resulted in dramatic average power r e -  
duction, particularly in cases where the input signals a r e  low in f re-  
quency so  that the flip-flops a re  ON a minimum fraction of the t ime,  
It wil l  be seen that this type of average power-bandwidth tradeoff i o  
also characteristic of gated-amplifier systems e 
Logic must be included which insures 
The voltage gain of a gated amplifier when ON is supplied by a 
differential amplifier followed by a cascode amplifier 
provides excellent high-frequency performance, and the standard 
circuits a re  modified so  that high d-c gain is achieved simultaneously. 
The advantages of the differential amplifier -cascode amplifier inter - 
connection as  a design for high-frequency, low-power amplifiers have 
been reported ear l ier  
This combination 
4 
E a CONTENT O F  REMAINING CHAPTERS 
This section i s  included to ass is t  the reader in  selecting sections 
of the report that a r e  of greatest interest  to him. 
reading,the chapters have been written so  that any one chapter can be 
To permit selective 
read with minimum reference to other chapters. 
pertain to the design and testing of the gated amplifier, Chapter IV 
presents system applications, and Chapter V pertains to the ancillary 
circuits.  
Chapters I1 and 111 
Chapter I1 outlines the design of the gated amplifier, starting from 
the design objectives. 
a r e  introduced and models which may be used to relate linear-region 
The three' individual: stages used fo r  the circuit 
i 
3 
3 
d 
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I 1 
performance to circuit parameters a r e  developed. 
An operational amplifier is designed by interconnecting the three 
circuits and the transfer function of this operational amplifier i s  de- 
veloped for the specific element values used and fo r  two loading conditions. 
The technique used to gate the amplifier is introduced, and ad- 
ditional gating components a r e  added to the basic operational amplifier 
to form the basic gated amplifier. 
Certain additional components a re  required to improve both ON-  
and OFF-state performance. Incorporating these elements into the 
basic gated-amplifier circuit completes the design of the circuit used 
for the experimental portions of the research.  
Chapter 111 presents the measured performance characteristics 
of the gated amplifier, and the actual measurement techniques employed 
a r e  included in many cases. 
ment since indirect measurements a re  often required and care i s  needed 
to minimize instrumentation e r r o r s .  
It is necessary to include details of measure-  
The measured linear region transfer function i s  compared with the 
expression derived in  Chapter 11 for two amplifier loads. 
1 
A brief analysis of many gated-amplifier performance character-  
is t ics i s  included in Chapter III, and the results a re  used to show that 
measured characteristics a r e  realistic in t e rms  of device parameters.  
The performance of the gated amplifier in the ON state i s  com- 
pared with five commercially available operational amplifiers 
the design of the gated amplifier has not been optimized for use as a 
continuously ON amplifier, this comparison does illustrate the ad- 
vantages of the basic design approach. 
While 
A section on the reliability of the gated amplifier is included, 
Certain features of the gated amplifier such as  low-power operation of 
active devices and the simplifications which a r e  possible in system 
design a r e  shown to offset the somewhat greater complexity of the 
gated-amplifier circuit compared with conventional operational ampli - 
f iers .  
Chapter IV is devoted to gated-amplifier applications, The techni- 
ques used for assembling low-power data-processing systems a r e  
illustrated in the form of a ser ies  of examples. The basic operations 
? 
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a r e  described initially and more  complex systems for function generation, 
multiplication-division, and D-A conversion a r e  then developed from the 
basic operations. 
analog computation a r e  indicated. 
Several applications of gated amplifiers to hybrid 
The methods which a r e  used to predict system average power 
consumption and e r r o r s  f rom amplifier characteristics a re  included 
with the examples. 
structed a r e  correlated with predicted values. 
The test  results of the systems that were con- 
Chapter V presents the designs used for the various ancillary 
circuits required in gated-amplifier systems. 
formance characteristics,  and a brief description of operation a r e  in-  
cluded for various logic circuits,  a clock, and shunt switches. 
Circuit diagrams, per - 
Design approaches which may be used for several additional circuits 
that wil l  probably be required in more complex systems a r e  also out- 
lined. 
efficiency power supply and improved shunt switches, 
These circuits,  which have not been built, include a high- 
The ancillary circuits a r e  general-purpose designs, and should 
prove useful in many systems not involving gated amplifiers. 
end, most of Chapter V i s  written so that no reference to other chapters 
i s  required. 
To this 
Chapter VI  summarizes the most important results of the research.  
Several areas  where minor circuit modifications could yield improved 
performance a r e  outlined, along with suggestions concerning more 
extensive redesign which should be possible with improved device and 
fabrication technology. 
One possible improvement in system organization that may result 
in further power economy is suggested for future research.  
Appendix I presents the actual details of construction of the proto- 
type circuits.  
to the circuits a r e  included. This material,  together with the design 
and test results of Chapter I1 and 111, should permit duplication of the 
prototype gated-amplifier circuit i f  required. 
Par t s  -selection procedures and initial adjustments made 
Appendix I1 outlines an extension of the gated-amplifier concept 
which i s  useful for multiplexing. 
CHAPTER I1 
THE GATED-AMPLIFIER CIRCUIT 
This chapter describes the design techniques that have been used to 
realize the gated-amplifier circuit. 
The initial section outlines the objectives of the gated-amplifier 
design procedure, In many cases the performance characteristics 
typical of existing operational amplifiers must be improved s o  that 
the gated amplifier can be used to full advantage in all intended appli- 
cations. 
the design of improved operational amplifiers, and this represents a 
subsidiary benefit of the research,  
As a result, much of the material can be used directly for 
The three circuits that form the basic structure of the gated ampli- 
fier (differential amplifier, cascode amplifier, and a particular type 
of Class-B emitter-follower buffer amplifier) a re  discussed and linear - 
region models a r e  developed with the aid of an appropriate transistor 
model. The analysis leading to the linear-region models i s  completely 
general in the case of the differential amplifier and the cascode ampli- 
fier,  whereas the buffer amplifier analysis i s  limited to the cases of 
high-impedance load or  large capacitance load. 
loads include all loads used during the course of the research and 
permit a significant simplification of the buffer -amplifier model. 
These two types of 
A basic operational amplifier i s  formed by the interconnection of 
the three amplifying stages. 
linear-region ON-state performance of the gated amplifier a r e  in- 
cluded.. 
loading conditions and results a r e  presented in the f o r m  of Bode plots. 
The effects of including capacitive feedback around the cascode ampli- 
f ier  in order to control i t s  transfer function (and therefore the transfer 
function of the basic operational amplifier) a re  illustrated. 
All  circuit elements that influence the 
The linear-region transfer function is developed for the two 
The basic operational amplifier can be turned ON and OFF without 
any circuit modifications. However, turn-off time is slow, and there-  
fore i t s  performance as a gated amplifier i s  unacceptable, 
components to speed up turn O F F  a re  added to the basic operational 
amplifier to form the basic gated amplifier. 
Additional 
Other additional 
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components a r e  included to improve certain characteristics (primarily 
drift referred to the input and ON-and OFF-state terminal currents)  
s o  that the resultant gated-amplifier circuit can be used in all appli- 
cations without modification. 
The gated-amplifier circuit presented in this chapter i s ,  of course, 
only one possible implementation of the gated-amplifier concept. 
ciTcuit is intended for use in space applications, and f o r  this reason 
many of the engineering compromises required in the design process 
a r e  made in favor of reduced power consumption. 
approach, however, can easily be used to develop other gated- 
amplifier circuits better suited to other specific applications * 
The 
The basic design 
A. DESIGN OBJECTIVES 
A model fo r  the gated amplifier has been presented in Fig. 1-1 
and the gated amplifier represented by this model has two states; ON 
(switches closed) andOFF  (switches open). In the ON state the gated 
amplifier i s  indistinguishable from an operational amplifier, and the 
performance of this operational amplifier determines to a large degree 
the usefulness of the gated-amplifier circuit, since gating offers 
no method to circumvent poor ON-state performance. 
The ideal characteristics of operational amplifiers a r e  well 
5 known 
ist ics is straightforward. 
by the gated amplifier and operational amplifiers can be summarized 
a s  follows: 
and the calculation of e r r o r s  introduced by nonideal character - 
The most important characteristics shared 
1. 
2. 
3 .  
4. 
The open-loop gain should be sufficiently high so that the 
transfer function of the amplifier with feedback is determined 
only by the feedback elements. 
The voltage drift referred to the input should be low. 
The input current should be low. 
The common-mode rejection ratio should be high. 
operational-amplifier applications inputs need be applied 
only to the negative-gain input terminal, and in such cases 
common-mode rejection is unimportant. However, gated- 
In many 
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amplifier applications often require that signals be applied to  
both input terminals. 
The noise referred  to the input should be low, 5. 
The techniques used for system design with gated amplifiers differ 
considerably from those employed with operational amplifiers. A s  a 
result ,  the gated-amplifier characteristics listed below must be im- 
proved beyond those normally required with operational amplifiers: 
1. 
2. 
3. 
The maximum output current of most operational-amplifier 
designs is less than 2 0  mA. Gated amplifiers are often used 
in sampling circuits where large capacitors must be charged, 
In order to permit rapid charging i t  is necessary to design 
the gated amplifier to supply output currents  in excess of 
1 0 0  mA. 
The gated amplifier must be designed for low power con- 
sumption in the ON state, since any ON-state power reduction 
is reflected by lower system average power requirements. 
The feedback ratios and loads connected to the gated amplifier 
vary widely in different applications. 
performance under these varying conditions it is necessary to 
modify the open-loop transfer function of the gated amplifier. 
Furthermore, large capacitors can not be used for control 
since they would deteriorate gating. 
In order to optimize 
The gating feature introduces certain additional design constraints 
that have no parallel in operational-amplifier design. 
vious is that provision for gating must be included in the design. 
Other required characteristics are: 
The most ob- 
1. Turn-on time (the time required for the amplifier to become 
active following application of an ON pulse) should be low. 
While delayed turn ON normally does not introduce e r r o r s ,  
it limits the maximum ra te  of sampling operations. 
2. Turn O F F  is essentially an instantaneous process, and any 
attempt to define turn-off time precisely is meaningless. 
The important parameter is the net charge which leaves the 
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three available amplifier terminals during the turn-off process. 
This quantity is defined as the integral of the current leaving 
a particular terminal over the 1 -ps 
following turn OFF.  
cations where capacitive data storage i s  used. 
interval immediately 
Any net charge leads to e r r o r s  in appli- 
3 .  The leakage current at  any of the three available terminals 
should be low with the amplifier O F F  to minimize the ra te  of 
decay of voltages stored on capacitors connected to these 
terminals , 
The design of the gated amplifier typifies most design problems in 
that performance characteristics a r e  interrelated and ultimately 
limited by device capabilities. 
a r e  required during the design procedure and these compromises a r e  
Numerous engineering compromises 
discussed in subsequent sections. 
B. THE BASIC DESIGN APPROACH 
The design of the gated amplifier is initiated with the design of a 
basic operational amplifier. 
paramount importance of ON-state characteristics.  
few additional components permits gating of the basic amplifier, 
design approach outlined in this section differs from that normally 
used for operational amplifiers because improved performance 
characteristics a r e  necessary for the gated amplifier. 
This approach is used because of the 
Inclusion of a 
The 
A common feature of all operational amplifiers, including the gated 
amplifier, i s  high open-loop gain. 
most of this gain is obtained in one stage. A high-gain stage will 
normally have a dominant pole in i ts  transfer function, and other 
singularities will be located at  much higher frequencies. 
high-gain stage is combined with low-gain stages (which usually have 
all singularities located at  high frequencies), the transfer function of 
the resultant amplifier is approximately f i rs t  order. 
transfer function is ideally suited to feedback applications. 
more, i f  the high-gain stage provides inversion, local capacitive 
feedback can be used to change the location of the dominant pole and 
thus to optimize performance for  different operating conditions. 
A significant advantage exists i f  
If a single 
This type of 
Further - 
3 
-19- 
Various approaches can be used for the design of high-gain stages. 
i For example, local positive feedback can increase the gain of an 
" I  
amplifying stage. 
able for use as part of the gated amplifier, however, because of 
complexity, high power consumption, low input impedance which 
complicates the design of the preceding stage, or  poor gain or  
operating-point stability. 
Most designs for high-gain stages a r e  unaccept- 
A cascode amplifier (a grounded-emitter transistor driving a J 
grounded-base transistor)  can be used to provide high voltage gain 
i f  the high incremental resistance of a current source is used as a 
load. 
amplifier for the following reasons: 
This circuit is  ideal for use as the high-gain stage in a gated- 
1 .  The cascode amplifier minimizes input capacitance. 
2, This connection yields higher bandwidth than any other known 
circuit that provides the same gain and dynamic range, and r e -  
quires the same power. 
3 .  The gain of the stage is more stable than that of stages using 
positive feedback. 
4. The operating point is constrained by the current source and 
can therefore be made very stable. 
5. The cascode circuit inverts and local capacitive feedback pro- 
vides excellent control of i t s  transfer function. 
In order to minimize the complexity of the gated amplifier and to 
maintain high bandwidth,it is advantageous to use a single amplifying 
stage between the input terminals of the gated amplifier and the input 
of the cascode circuit. Intended applications dictate that the gated 
amplifier incorporate a differential input with low voltage drift and 
high common - mode r e  j e ction ratio. 
aection is a natural choice for the input circuit of the gated amplifier 
The differ entia1 -amplifier Gon - 
since it combines the features mentioned above. 
The output resistance of the cascode amplifier is high because a 
current source is used as the load resistance and the output current 
capability of this circuit is limited because of low operating current 
levels. It is necessary to isolate the output of the cascode amplifier 
-20- 
from loads that a r e  applied to the output of the gated amplifier with 
a buffer amplifier. 
gated amplifier that provides high currents, and care  must be taken 
in i t s  design so  that buffer-amplifier power requirements do not 
predominate in the gated-amplifier circuit. 
The buffer amplifier is the only part of the 
Several stages were investigated; as a result a two-stage Glass-B 
emitter follower which incorporates a novel biasing technique was 
selected for use a s  a buffer, This stage combines excellent isolation 
with low power requirements. 
cluded so  that peak output currents  more than three orders  of magni- 
tude above the quiescent level a r e  possible. 
A nonlinear operating mode is in- 
The basic operational amplifier formed by the combination of the 
three circuits - differential amplifier, cascode amplifier, and 
Class-B emitter follower - can be easily gated. 
input current and voltage drift i s  possible, and the inclusion of com- 
pensating components completes the basic structure of the gated ampli- 
fier ~ 
Compensation for 
C. A TRANSISTOR MODEL 
As a preliminary to the discussion of the various circuits, a linear 
transistor model is introduced in this section. The model is shown in 
Fig. 2- 1  and this model is used for the analysis of all circuits. 
T model is used in preference to equivalent hybrid-l.r 
since it  permits a more straightforward analysis of grounded-base 
and emitter -follower connections. 
The 
o r  other models 
The base resistance often included in a transistor model is omitted 
in Fig. 2-1. 
of the model since all the transistors used in the gated-amplifier circuit 
operate at  quiescent current levels under 0. 5 mA. 
base resistance is always less  than 1 0  percent of the emitter resistance 
r and i t  can be shown that this ratio eliminates the effects of base re- 
sistance in the circuits used. 
This simplification is valid for  all intended applications 
As a result  the 
e ’  
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D. THE DIFFERENTIAL AMPLIFIER 
A simplified schematic of a differential amplifier which i s  suitable 
for  linear-region analysis is shown in Fig. 2-2. * Note that a resistor  
2 r e  (where r i s  the emitter resistance of Q or with magnitude e 1 
is included in the circuit. This element is not inherent to the 
design of a differential amplifier, but is included to represent the 
effects of two diodes which must be added to a differential-amplifier 
circuit used a s  part of a gated amplifier. 
elements i s  explained later .  
The necessity for these 
Several assumptions which a r e  valid for all intended applications 
a r e  introduced: 
1. Transistors Q1 and Q2 a re  identical, 
2. The total resistance between the emitters of Q1 
is exactly twice the emitter resistance of either transistor.  
and Q2 
3. The load impedance connected to the collector of Q i s  2 
small enough s o  that the voltage gain from the base to the 
collector multiplied by p i s  much less  than unity. It is thus 
possible to assume that p* 0 ,  
a, 
4. The grounded-emitter current gain, p9 is defined as l-a, 
Since p i s  large, i t  i s  assumed that p + l  = p. 
Substitution of the transistor model of F i g ,  2-1 into the differential- 
amplifier circuit of Fig. 2-2 results in a circuit which can be reduced 
to the equivalent circuit shown in Fig .  2-3. 
forward the steps a r e  left to the reader.  
Since reduction i s  straight- 
One further simplification of the differential-amplifier model is 
normally used in the analysis of the gated amplifier and is included 
here for completeness. In usual applications, feedback around the 
amplifier is applied only to the base of Q1 in Fig. 2-2 since this 
input is the negative-gain terminal of the complete amplifier. 
base of 
The 
Q2 is either grounded or  connected to a low impedance 
.I- -8% 
The lower-case le t ters  i and e denote incremental currents and 
voltages respectively in this chapter. 
variables a r e  functions of the complex frequency s. Capital I denotes 
quiescent cur rent. 
Unless stated otherwise these 
# )  
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BAS E 
6 EMITTER 
Fig. 2-1 Linear-Region Transistor Model 
i -  out 
e aut e 
Fig. 2-2 Differential Amplifier with Emitter 
Degeneration (Bias not shown) 
1 in i 
T 
+ 
2 in e 
-e - 
iout - 
+ 
Fig. 2-3 Equivalent-Circuit Model for the Differential Amplifier 
out e 
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source which may be considered an incremental (or a-c) ground, 
If the base of Q2 in Fig. 2 - 2  i s  incrementally grounded (corre-  
sponding to grounding the e input in Fig, 2-3) ,  the circuit is uni- 2 
lateral  so that the input impedance is independent of gain. 
2 more, the capacitor 
put to the output can be included as part  of the load impedance. 
Further-  
Cob and resistor  r connecting the e in- 
C 
E .  APPROXIMATE ANALYSIS OF THE CASCODE AMPLIFIER 
The second major circuit of the gated amplifier is the cascode 
amplifier shown in simplified form in Fig. 2-4. Since a detailed 
analysis of this circuit is fairly complex and since such an anal- 
y s i  s may be important only to readers  interested in making 
circuit modifications in order to satisfy particular requirements, 
the detailed version i s  deferred until the next section. 
The complete analysis shows that a cascode amplifier can be 
represented by the equivalent-circuit model shown in Fig. 2-5, and 
this model i s  used in all further analyms of circuits which include 
the cascode amplifier. Note that i has been redefined in this 
figure compared with Fig. 2-4 so  that the output impedance of Q2 
can be easily combined with the load, 
i s  a t  least  reasonable without a detailed analysis, and this is done in 
the following paragraphs. 
out 
It can be shown that this model 
The input impedance to the amplifier is the impedance seen at the 
base of the grounded-emitter transistor Q1 in Fig. 2-4. The r e -  
sistive component of the input impedance i s  simply the grounded- 
emitter input resistance p r  The reactive component consists of 
'ibJ two capacitors in parallel. 
appears directly. 
to Cob by a factor of two, since a t  frequencies where the input 
capacitance i s  important, the voltage gain of t ransistor  Q1 i s  -1. 
The output current is effectively equal to the current in the emitter 
resistance of Q1, and the grounded-base output impedance of Q2 
i s  the output impedance of the cascode amplifier. 
next section that this intuitive development is valid to frequencies 
approaching the transistor gain-bandwidth product 
e '  
The base-to-emitter capacitance, 
Miller effect multiplies the component attributable 
It is shown in the 
T. 
i 
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e out 
Fig. 2-4 Cascode Amplifier (Bias not shown) 
eout 
Fig. 2-5 Simplified Equivalent Ciruit for the Cascode Amplifier 
'3 - 
'ib 
'ob 
Ylio"t - 
e out 
-. 
Fig. 2-6 Complete Equivalent-Circuit Model 
for the Cascode Amp1 ifier 
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The question can be raised as  to whether the reverse  (or p) 
ators of the two transistors change the results significantly in 
the extremely high gains obtained from the cascode amplifier 
gener - 
view of 
Most 
of the gain is obtained across  the grounded-base section, and therefore 
only the p generator of Q2 (Fig. 2-4) need be considered. At low 
frequencies i t  is evident that this generator does not alter the results 
since it appears in ser ies  with a current source. At high frequencies 
the gain of the stage i s  reduced by the capacitive portion of the output 
impedance, and this minimizes the effect of the p generator, 
F. DETAILED ANALYSIS OF THE CASGODE AMPLIFIER 
This section shows that the simplified equivalent circuit model of 
Fig. 2-5 accurately represents the relationships that exist among the 
terminal voltages and currents of the cascode amplifier, 
A detailed equivalent circuit for the cascode amplifier is shown 
in Fig. 2-6.  
with the aid of the transistor model (Fig. 2-1) and the following as- 
sumpti on s : 
This model i s  derived f rom the cascode circuit of Fig.2-4 
1. Both transistors in F i g ,  2- 4  a r e  identical. 
2 .  Since the voltage gain of Q i s  low, it  i s  possible to assume 
that p = 0 for this t ransistor .  The reverse generator of Q, 
is  retained. 
1 
It i s  convenient to define the following quantities: 
r - e z = r 11 sc ib  - 
e e reCibs t 1 
r 
C - zC = r C {I scab - rcCobs t 1 
T = reCib e 
T = rcCob 
C 
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Also, following convention, let  
1 - -  - re(Cob "ib) 9 
&T 
where w i s  the gain-bandwidth product of the transistor .  T 
Through use of the variables i i and i shown in Fig, 2-6,  1' 2' 3 
it i s  possible to write the following se t  of equations: 
e 
r 
in i -  -
e 1 -  
e Z i - i  - 
re 
z - i 3  
2 -  
e in 
e 
- - -  i in 
aZ 
1 C 
i -  3  zetz C [peout+ein(  7 - I ) ]  
-ai Z 
e 
- 3 e  i - 
out r 
In order to reduce the circuit to form shown in Fig. 2-5,it is neces- 
sary  to show that the remaining p generator in Fig. 2 - 6  can be ignored, 
since this will eliminate the dependence of the input impedance on the 
load, It i s  evident that the nature of the load causes variations in the 
effect of the p generator, since the load determines the magnitude of 
e for a given e However, the way the cascode circuit i s  used in 
a gated amplifier precludes an inductive load. Thus, at any frequency, 
the magnitude of the load applied to the current generator of transistor 
Q2 
the maximum magnitude of the load connected to the cascode i s  approxi- 
mately - . ) Since the maximum load impedance will result in maxi- 
mum gain, and hence maximum effect of the p generator, the cascode 
circuit i s  investigated for the case where the load shown in Fig. 2-6 i s  
an open circuit. This results in one further equation, e = Z i 
out in' 
must be l ess  than o r  equal to the magnitude of Z (In practice, 
C '  
ZC 
3 
out c out' 
a 
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Pa zezc 
re(Ze+Zc)  
Solving these equations for i and i as functions of e in out in 
< P  - 
A iout - 
in 
- --  Y t r  - e 
PJ.a zezc 
Consider the t e r m  (ze+z ) , which i s  the only t e rm that con- 
tains p. 
frequencies 
From the defini%ons iaroduced earl ier  it  is clear that at all 
The quantity a must be less  than 1 f o r  any transistor .  Therefore, 
and 
Yin - 'e - (% - 1) ( ze:zc) 
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r 
r 
C Throughuse of the relationships that - >> 1 (this ratio is typically * 
5 e, on the order of 10 ) and that a = 1 except in cases  where a t e r m  such 
as 1-a appears, the input admittance expression becomes 
L L 
N 
r - r  t r - r  
e ) s t l ]  e c  
Yin 
Pre [ (  
C 
Provided P is greater than 10 (certainly a realistic assumption 
for any high-quality transistor) ,  the expression can be factored as  
L- 
C 
Through use of the original definitions of T~ and T 
becomes 
this expression 
C '  
The two high-frequency singularities in this expression a r e  located 
Fortunately ib' close to each other since C i s  normally l ess  than C 
a closely spaced pole-zero doublet has small effect on a transfer function, 
and furthermore, these singularities a r e  located at frequencies equal to 
ob 
or above w The amplifier i s  never operated at these frequencies. It 
should be noted that the entire modeling process is somewhat academic 
at frequencies close to w because of inherent limitations of the tran-  
sistor  model. Accordingly, with the two high-frequency singularities 
omitted, yin becomes 
T'  
T 
which indicates that the cascode input circuit can be modeled as a r e -  
sistor P r e  in parallel with a capacitor Cib t 2Cob, 
i 
- 2 9 -  
The same type of reduction is applied to the cascode circuit t rans-  
admittance expression with the final result that 
1 - reCobs 
r (-t 1) 
- 
S Y t r  
e WT 
The two singularities appearing in this expression a re  located at  
or above w However, both contribute negative phase shift at all 
frequencies. These singularities a r e  temporarily ignored, and an 
approximate method to include the effects of the phase shift wil l  be 
introduced later in the development. Subject to this restriction, a 
cascode amplifier model can be drawn as shown in Fig. 2- 5 .  
T'  
G. BUFFER AMPLIFIER 
The cascode amplifier as used in the gated amplifier i s  loaded 
with a current  source s o  that this 
gain of the gated arnplifier. 
node at the output of the cascode amplifier from loads which may be con- 
nected to the gated amplifier by means of a buffer amplifier. 
i s  not necessary for the buffer amplifier to provide voltage gain greater 
than unity, two stringent requirements a re  placed on this amplifier by 
intended gated- ampli fi e r applications : 
circuit provides most of the voltage 
It i s  necessary to isolate the high-impedance 
While it  
1. The bandwidth inherent with the cascode and differential ampli- 
fiers should not be impaired by the buffer stage, at least  in 
the absence of load. With large capacitive loads, some band- 
width compromises must be made in order to minimize power 
consumption. 
2. The buffer amplifier must operate at low quiescent current  
levels to maintain low power dissipation,' yet must deliver 
extremely high peak currents  to permit rapid capacitor 
charging when required in a specific application, 
values for the quiescent and peak current levels in the final 
circuit a re  100 pA and 400 m A  respectively. 
Typical 
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The circuit developed for use as a buffer amplifier i s  basically a 
two-stage emitter follower where the second s tage  consists of a push- 
pull o r  complementary Class -B emitter -follower pair to provide high 
output ' current capability, while maintaining low quiescent current 
1 
drain, 
analysis, is shown in Fig. 2-7. 
A simplified diagram of this circuit, suitable for linear -region 
Several novel features of the buffer-amplifier circuit which result 
in fyrther power economy are  not included in this schematic diagram. 
These features are explained la ter  in the chapter. 
Two relationships among component values a r e  required to show 
clearly the basic operation of this circuit. Resistor r represents the 
collector-to-base resistance of the transistor used as a load for the 
cascode amplifier, and this resistance is several orders  of magnitude 
larger than r Also, resistor  r is approximately an order of 
magnitude larger than 4re1. 
1 
2' 3 
Therefore, the main amplifying path i s  
from the input to the base of Q through r2  and then to the bases of 1 
the output transistors.  
The relationship between circuit element values, particularly the 
1' relationship between the resistors connected to the emitters of Q 
Q2, and Q3 and the emitter resistance of the particular transistor is 
a consequence of including a number of diodes in the buffer-amplifier 
circuit. 
section. 
The reason for including these diodes i s  outlined in a subsequent 
ein 
Lin 
Two circuit relationships, the input impedance - and the gain 
, a re  required, In contrast to the differential and cascode ampli- e out -
ei n 
fiers which a r e  unilateral, both of these quantities depend on the load 
connected to the buffer amplifier. 
The transistor model can be substituted into the circuit to yield 
the equivalent-circuit model shown in Fig. 2-8. The assumptions used 
in this transformation a r e  that the transistor reverse generators can be 
neglected (since the voltage gain of an emitter follower is  always less  
than unity), and that transistors Q, and Q 3  are  identical. 
A complete analysis of this circuit was conducted during the r e -  
search, and the results of this analysis have been used to verify the 
, 
I 
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approximate analysis presented in the following two sections, 
ized analyses i s  omitted for several reasons,  The buffer amplifier, in 
contrast to the differential amplifier and cascode amplifier, is  not a 
general-purpose circuit. 
element values a re  closely constrained, and altering these relation- 
ships by any large amount renders the circuit useless. 
ships a r e  complex and as  a result all insight into the operation of the 
circuit is lost in the mathematics. 
used in the course of the research fall into two broad categories. 
amplifier is either loaded with a high impedance (greater than 5 K 
shunted by a small capacitor) or a large capacitor (greater than 0,05 pF) 
in ser ies  with a resistor  on the order of l a .  
these types and restricting the range of parameter variation to realistic 
values permits a significantly simplified analysis which maintains in- 
sight, 
following two sections. 
The general- 
Hence, the relationships among various 
Also, the relation- 
Finally, all buffer amplifier loads 
The 
Limiting the loads to 
The two loading conditions a r e  considered separately in the 
H. BUFFER AMPLIFIER WITH HIGH-IMPEDANCE LOAD 
The buffer amplifier with hi,gh-impedance load can be approxi- 
mately modeled as shown in F ig .  2-9. 
circuit elements with an idealized transfer -function section results in 
the most useful model in this case. 
from Fig. 2-8. 
A "hybrid" model that-combines 
This model i s  derived by inspection 
The low-frequency gain of the circuit must be close to unity because 
r ) are  large compared to r e -  17 r ~ i 7  ~2 all shunt res is tors  to ground (r 
sistors in the forward-gain path (r r ) ,  The input resistance in-  2' e l  
cludes three parallel components. These a re  res is tors  r and r 
1 ci7 
plus a resistor  that represents multiplied by the current  gain 
f rom the amplifier input to the bases of t ransistors Q2 and Q3. 
r;S d-c analysis yields a multiplying factor equal to - . 
6 r e 1  
r c2 
A 
Capacitor C2 
2 
appears directly t o  ground at the input of the ampli- 
f ier .  Resistor r i s  approximately a factor of three smaller than 
resistor  r Also, the capacitance at  the node labelled e in Fig. 2-8 
is essentially equal to C 
the effects of other circuit capacitance reflected to this node. 
3' 1 
because the gain of Q, minimizes 
1 'ob1 1 Therefore, 
- 3 3  - 
the network representing the input impedance of the amplifier can be 
completed with the ser ies  connection of r and C t cl .  2 ob1 
The transfer function of the ideal element shown in Fig. 2-9  i s  
determined f rom a consideration of circuit singularities, 
absence of load, the output voltage is equal to - because of 
the symmetry of the output circuit. Furthermore,  r can be con- 
sidered infinite when calculating e and e since r multiplied 
by the current  gain of Q2 i s  large compared to r 
In the 
e +e 
2 
e2 
2 3 e2 
e l '  
Reference to F i g .  2-8 shows that this simplification and the r e -  
lationship r >> re yield 
1 1 e 4re 1 = [ e 3 +  in] 4re1cob2st1  
Combining these equations and dropping insignificant terms shows 
that 
e +e 2 3  
- 2 -  out 
- - -  e 
The buffer-amplifier output impedance i s  required to complete the 
analysis in the case of high load impedance. 
impedance i s  small enough s o  that the loading can be neglected at low 
frequencies. There is,  however, the possibility of one additional pole 
from capacitve loading. 
high-frequency output impedance of the circuit shown in Fig. 2-8 which 
i s  approximately r at  any frequency where a small load capacitance 
could contribute a pole. The output resistor  r completes the model 
for the buffer amplifier with high-impedance load shown in Fig. 2-9 ,  
In this case the output 
This pole location can be obtained from the 
e2 
e2 
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I. BUFFER AMPLIFIER WITH LARGE CAPACITIVE LOAD 
Large capacitive loads reduce the bandwidth of the gated ampli- 
fier  to relatively low frequencies compared with the unloaded case ,  
As  a result, the gain of the transistors used in the buffer amplifier can 
be considered constant and equal to the d-c value, 
collector-to-base capacitance of t ransistors Q 
can be eliminated from the model. 
simplification of Fig. 2-8, since a d-c transistor model can be substi- 
tuted for  the more  complex model. 
Furthermore, the 
and Q, (Fig, 2-7) 2 
These conditions allow a significant 
One possible simplification, obtained by reflecting the emitter - 
circuit impedance of a particular transistor to the base circuit through 
multiplication by the transistor current gain, is shown in Fig. 2-10, 
To obtain this model the capacitance 
at the input to the circuit. 
2 i s  combined with C '1 'ob1 
This i s  permissible since the model will be 
Note that while this 1 used only at frequencies lower than 
'2('1 ' Cobl)  ' 
transformation retains voltage relationships, various currents  in the 
circuit a r e  altered, and i '  must be calculated from the relationship 
i t  = 
in 
in e -e e -e in  1 + -in 
r 
Use of the relationships r 
, rather than directly f r o m  Fig, 2-10, 
<< r3, Prel > r  
3 3 r 2  
and r3 > r2 permit e l  
further simplification as shown in Fig. 2-1 1. 
all further analysis involving large capacitive loads. 
This model i s  used for 
J .  THE BASIC OPERATIONAL AMPLIFIER 
The three circuits -differential amplifier, cascode amplifier and ' 
a particular form of buffer amplifier-which a re  used as  building blocks * 
for the basic operational amplifier have been presented in preceding 
sections of this chapter. 
designed with consideration for i ts  intended use as a gated amplifier. 
The basic operational amplifier i s ,  of course, 
This section illustrates the implementation of these circuits and the 
way they a r e  interconnected to form the basic operational amplifier. 
The numerous techniques necessary to convert the simplified designs 
presented ear l ier  to practical circuits a r e  included. 
The basic operational-amplifier schematic diagram is shown in 
F i g .  2-12. (The transistor and diode numbering sequence shown in 
I 
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Fig. 2-9 Final Buffer-Amplifier Model for the Case of High-Impedance Load 
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Fig. 2-1 0 Complete Buffer-Amplifier Equivalent Circuit for Large Capactive Load 
Fig. 2-1 1 Simplified Buffer-Amplifier Model for Large Capacitive Load 
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F i g .  2-12 i s  chosen for convenience in adding components as the design 
* progresses,  and will  seem unusual until the design is completed,) Im- 
portant quiescent current levels a r e  indicated in  this diagram, 
The supply voltages a r e  chosen to permit an output-signal range of 
f 4  volts and to allow sufficient quiescent voltage across bias res is tors  
to insure stability of operating points with temperature variation, The 
rather unusual approach of using five supply voltages permits a design 
with lower power consumption than i f  fewer voltages a r e  used and 
simplifies the gated-amplifier circuit. 
more complex, only one multiple-voltage power supply i s  required in 
any system, and the increase in i t s  complexity is justifiable in light 
of improved amplifier performance. 
While the power supply becomes 
The maximum output voltage of A4 volts compares with a customary 
value of f10 volts f o r  most commercially-available solid-state oper - 
ational amplifiers. 
to larger percentage e r r o r s  from voltage drift and noise, i t  permits 
operation a t  a reduced power level. 
compromises made in order to minimize power consumption, 
While the reduced output of the gated amplifier leads 
This i s  one of the many design 
1 The differential amplifier consists of t ransistors Q1 and Q, 
which a r e  operated from a constant current source 
current source i s  used to control operating point and to insure high 
common-mode rejection, Diodes D and D a re  included to prevent 1 2 
breakdown of the base-to-emitter junctions of Q 
circuit i s  in the O F F  state. 
several other circuit components which a r e  included to permit gating, 
is demonstrated as  the design progresses. 
Q,. The constant- 
and Q, when the 
The need for these elements, as  well as  
1 
Transistor Q, operates at a collector-current level of 200 pA. 
The sum of the base-to-emitter voltage of Q 
of D1 i s  matched to that of Q, and D2. 
at  approximately 100 pA when the amplifier is balanced. 
quiescent -current level repre  sent s a compromise between improved 
gain and bandwidth a t  higher currents and lower power consumption, 
drift, and input current at lower levels. 
and the forward voltage 
Therefore, Q and Q2 operate 
1 
1 
The 100-pA 
Amplifier balance i s  accomplished by varying the collector load 
so  that at balance the sum of the voltages across  the resistor  of Q 1’ 
3 
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base-to-emitter junction of Q 
of Q and D despite slight mismatches in these components, Hoffait 
and Thornton 
effective in  minimizing voltage drift in a differential pair. 
argument can be used to show that the same approach should work with 
diodes included in ser ies  with the transistor emitters ,  and this has 
been experimentally verified. As a consequence of this balancing 
technique, most of the drift referred to the input for the complete 
amplifier can be traced to changes in the operating point of Q 
temperature. 
and diode D i s  equal to the sum of those 1 1 
2 6  2 have shown that this type of balancing is extremely 
A parallel 
with 5 
The choice of type 2N3799 transistors for the differential pair 
was dictated by two considerations. 
types in the cascode amplifier because of their inherently better high- 
frequency performance, since the cascode amplifier i s  the most im- 
portant part  of the amplifier from the point of view of maintaining 
high frequency response. 
types a r e  required in the differential amplifier. 
It i s  advantageous to use NPN 
If NPN types a r e  used in the cascode, P N P  
The second consider - 
ation i s  that high current gain i s  required to minimize input current.  i 
The 2N3799 i s  one of the highest-gain P N P  types available, with a typical 
p of 400 at 100 pA of collector current.  
Q5 The cascode amplifier consists of two 2N3563 transistors,  
and Q6, The 2N3563 was selected since it  has extremely low junction 
capacitances, a necessary condition to maximize frequency response, 
Three capacitances to ground, 
dashed lined in the cascode amplifier. 
to represent the effects of s t ray  capacitances that cannot be ignored 
in  this section of the amplifier. Capacitance Csl represents the capaci- 
tance distributed to ground (other than transistor capacitance) at the node 
including the base of Q In the complete amplifier this node has several 5' 
connections made to it, so that the shunt capacitance to gr,ound is relatively 
high, The approximate value of C is 7 pF.  
and C s 3  a re  indicated with 
These capacitances a r e  included 
csl* %2' 
s 1  
Capacitance Cs2 has two major components. One of these is conductor- 
to-ground capacitance. 
distributed between the diode chain D 
The other is one half of the total capacitahce 
and ground. The other 11A - DllF 
\ 
half of this distributed capacitance i s  lumped with the capacitance of a ,j 
J 
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r everse-biased diode which is required for gating but not shown in 
Fig. 2-12, and the sum appears as the shunt capacitance 
Capacitors C 
cs3. 
and Cs3 both have a n  approximate value of 4 pF.  s 2  
The cascode transistors  are operated at a collector -current level 
of 400 pA, a value which results from a compromise between frequency 
response and power requirements. 
Transistor Q 
escent level of 160 PA. 
load resistance for the cascode amplifier in order to maintain high 
is  used as a current  source operating at a qui- 8 
This current source provides a very high 
unloaded d-c open-loop gain. 
Q through Q13 plus The buffer amplifier consists of t ransistors  9 
14 diodes, 
escent power consumption and simultaneously provides the capability 
to supply high peak output current.  
The somewhat unusual arrangement maintains low qui- 
The output complementary emitter follower consists of Q and 10 
Q,, in parallel as the NPN, with Q and Q13 as the P N P .  The paral- 12 
le1 connection is used to maintain p at higher current levels than 
would be the case if single t ransistors  were used. 
amplifier analysis developed earl ier  in  this chapter assumed single 
output t ransistors ,  the analysis remains valid, since the parallel con- 
nection can be considered as a single transistor with twice the value 
of capacitors Cob and Cib and half the value of res is tors  r and 
r of either individual transistor.  
While the buffer- 
i 
e 
C 
Transistors  Q - Q13 operate at approximately 50 p.A of collector 
current each, resulting in a total quiescent current consumption of 
100 pA for these t ransistors .  Diodes D and D a re  necessary to  
maintain low output current when the amplifier is in the OFF state. 
16 17 
The quiescent voltage appearing between the bases of Q and 10 
Q12 is  2.5 volts at  normal operating levels. 
plied by the forward-biased voltages of diodes D 
this is considered a somewhat unstable method of operating-point 
control because base-to-emitter voltagE, rather than emitter current,  
is  constrained. 
changes in operating currents  because of the exponential relationship 
between current  and voltage. In practice, however, control of the 
output-transistor quiescent current  level has proved to be an insignificant 
This bias voltage is sup- 
-D Normally 12A 12D' 
Small changes in diode voltages can lead to large 
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problem. The transistor junctions used in this part of the circuit (note 
that the diodes a r e  also transistor junctions) display an amazing uni- 
formity, with the result that even without selection, variations in qui- 
escent current from amplifier to amplifier or with temperature would 
be less  than 2 to 1. 
consist of eliminating the extremes of the distribution) reduce the 
variations to l e s s  than 1.5 to  1. 
1 
Very simple selection procedures (which basically 
Transistor Q i s  used a s  an emitter follower which i s  biased in  9 
a novel way. 
of 6 diode voltages, while the base-to-emitter junction of Q 
DIZA - DIZD produce a potential of 5 diode voltages, The difference 
between the voltages of these two chains, approximately 600 m V ,  ap- 
9’ pears across the 2 .7- K resistor  located in the emitter circuit of Q 
and produces a current of approximately 250 pA through this res is tor ,  
a r e  each forward biased by only 300 m V  and Diodes D 
consequently conduct a current of l e s s  than 0. 1 pA. 
a r e  included to increase output current capability and a re  discussed 
The diode chain D l l A  - DllF  establishes a bias potential 
and diodes 9 
and D 12E 12F 
These two diodes 
later .  ) 
The collector current for Q i s  the sum of the collector current of 
Q and the current through the 2 .7-K resistor ,  and now the reason for 
this particular form of biasing becomes apparent. Al l  of the collector 
current of Q also flows through Q6. This reduces the current load on 
both-9-vo1t supplies by 250 pA compared with a conventional biasing techni- 
que where the collector current of Q 9 
through a resistor  o r  current  source. 
of 4.5 m W  represents approximately 25 percent of the quiescent power 
6 
8 
9 
is returned to the - 9  volt supply 
The resultant power reduction 
consumption of the amplifier. 
The two 2.2-M res is tors  incorporated in the buffer amplifier a re  
elements necessary for gating and a re  paralleled with the collector r e -  
sistances of Q 
labelled compensation a r e  included to allow modification of the open- 
loop transfer function of the amplifier and a re  discussed in following 
sections. 
and Q12 for purposes of analysis, Two terminals 10 
A very common gated-amplifier application involves rapid charging 
of large capacitive loads, and therefore high output current i s  mandatory. 1 
a 
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The buffer amplifier supplies high output current in a nonlinear mode 
1' 
a s  follows. 
This signal turns off Q1, back biases the base-to-emitter junction of 
Q5, and reduces the collector current of Q This forces all 
of the collector current of Q8 (160 pA) to flow into the base of Q and 
provides drive current for the parallel combination of Q 
equal t o  160 pA multiplied by the current  gain of Q 9' 
Q12 and Q13 a r e  cut off in this mode, the amplifier output current be- 
comes the emitter current of Q multiplied by the current gain of the 
Q,, - Q,, combination, 
gain from the base of Q 9 
maximum positive output current is approximately 400 m A .  
Consider a large positive input signal t o  the base of Q 
to zero, 6 
9 
10 anda l l  
Since transistors 
9 
At anticipated current levels, the current  
to the output i s  typically 2500, so  that the 
1' 
The second possibility is a large negative input to the base of Q 
In this case all of the collector current of Q7 (200 pA) i s  switched 
through Q,. Of this current,  100 pA flows into the 33-K res is tor ,  
with the remaining 100 pA shunted into the base of Q 
the collector current of Q 5 
11A - DllF  through the diode chain D 
5-mA current  must flow through the path containing the 2 . 7- K  resistor  
shunted by D12E and D12F. 
to the bases of the Q12 - Q13 combination. 
This increases 5' 
Since the current  
i s  limited to 160 pA by Q8,  the 
to  approximately 5 m A .  
The diodes conduct this current directly 
The negative output cur -  
rent i s  5 m A  multiplied by the current gain of the Q12 - Q132 or 
typically 250 mA.  
The supply voltage levels a re  chosen in part to insure that no 
transistor enters  voltage saturation in either of the high-current states 
until the magnitude of the output voltage exceeds 4 volts. 
In the high-current s tates,  the operating current level of either 
transistor pair Q 
of magnitude from the quiescent level. 
these pairs a r e  both epitaxial devices which a r e  characterized by 
uniform gain over a wide dynamic range of current levels, and were 
selected in part for this important characteristic.  
- Ql l  or  Q12 - Q13 increases more than 3 orders 
The transistor  types used for 
The amplifier shown in  Fig. 2-12 and described in this section 
i s  the amplifier which i s  modified for use a s  a gated amplifier, All  of 
the elements that affect the linear -region ON-state performance of the 
I 1 gated amplifier a r e  included in Fig. 2-12. Accordingly,it i s  possible 
d 
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to predict, analytically the linear -region performance of the gated 
amplifier from the circuit shown in Fig. 2-12.  
made in the following sections. 
These calculations a re  
It is useful t o  point out the elements included in preparation for 
These include diodes D1, D2, D16, D17, and the two 2.2-M gating. 
res is tors .  Also, two diodes in both the D and D12 diode chains a re  
required t o  provide bias voltages necessitated by the forward voltages 
of DI6 and D17. 
this approach were used for the design of an operational amplifier in- 
tended for use in low-power applications. 
11 
All other circuit components would be required i f  
K .  SEMICONDUCTOR CHARACTERISTICS 
The values of all resistors  used in the basic gated amplifier a r e  
included in Fig. 2-12. I t  is necessary to have the characteristics of 
the semiconductors employed to  initiate linear-region analysis of this 
circuit.  
It is sufficient to specify only the incremental resistance of the 
diodes for purposes of linear-region analysis, since the effects of shunt 
capacitance across the diodes are negligible in this circuit.  
cremental resistance of all diodes can be determined from the relation- 
ship 
The in- 
where r i s  diode incremental resistance in ohms and I is the d d 
current through the diode expressed in milliamperes.  The factor k 
has a value between one and two, depending on the diode type. Tests 
indicate that the constant is one for all diodes used in the design of 
the basic operational amplifier. Hence, for this design rd = q. 
presented in Table 2-1, and these parameters apply for the quiescent 
operating levels of the particular t ransistor .  
the transistors  in the operational amplifier shown in F i g .  2-12, as 
well as four additional transistors used elesewhere in the gated amplifier 
25 
The transistor parameters which a r e  used for circuit analysis a re  
This table includes all of 
1 
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which a re  discussed later .  
four sources: 
These parameters were obtained from 
1. Published datawas used whenever available and when i t  was  
felt that the publishedvalue was typical rather than a "less 
than" or "greater than" value. 
parameter is 
An example of this type of 
for  all transistors.  'ob 
2 .  Emitter resistance for  all t ransistors was obtained from the 
well - e s t abli shed relations hip 
25 
'e 
r z -  e 
where r i s  the emitter resistance in ohms and I is the e e 
emitter current expressed in milliamperes. 
i s  accurate within several percent at room temperature and 
at all operating current levels encountered in linear-region 
operation. 
This expression 
3 .  Some parameters were derived from published data. An 
example i s  the value of C at various collector currents ib 
for the 2N3563.  Typical values for oT vs.  collector current 
a r e  available for this device. Since by definition 
Cib can be calculated from the o 
which is furnished, 
curves, r T e' and Cob 
4. Many of the parameters were measured directly including 
for  all t ransistors other than the 2N3563, r for all ib C 
t ransistors,  and common-emitter current gain (p) for all 
t ransistors.  The collector-to-base junction leakage cur-  
was also measured. 
CBO' 
rent,  I 
It should be noted that there i s  a fairly large variation from device 
to device in many of these parameters,  and that the values listed r e -  
present typical values. 
devices must be selected to obtain greater uniformity, and the details 
of this selection process a r e  outlined in the Appendix I .  
In certain critical locations in the circuit 
. -  -45 - 
It  should also be noted that in the case of the capacitances, a cor-  
rection t e r m  of 1 pF has been added to all values to approximate the 
inevitable s t ray  capacitances present in the circuit. 
F 5  
The rationale behind the selection of these five transistor types 
f rom the more than 4000 types currently available is a s  follows,  
Probably 95 percent of the available devices a r e  either unacceptable in 
the intended applications (for example, entertainment-quality germanium 
transistors or power transistors)  or are  redundant in the sense that 
they a r e  identical t o  other transistors except for some minor variation 
such as packaging. 
t ransistors was made on the basis of experience, either with the 
particular transistor or with devices of similar geometry and proces- 
sing, and manufacturer's specifications. The desirability of keeping 
the number of different types to a minimum was also an important 
factor ~ 
Selection of the five types from the remaining 
The following paragraphs discuss some of the more important 
characteristics of these transistor types, 
all of the devices listed a r e  the recently introduced plastic -encapsulated 
types, which have the significant advantage of dramatically reducing the 
cost of components used in the experimental gated-amplifier circuits.  
I have concluded these devices a re  at least  as reliable a s  their metal- 
cased counterparts, but a s  yet manufacturers have not offered data 
which either supports or  refutes this conclusion. In any case, the use 
of these devices in prototype gated amplifiers does not place any limi-' 
tations on the design, since metal-cased electrically-equivalent devices 
a r e  available and could be used i f  required. 
With a single exception, 
All of the devices a re  silicon planar types. Planar devices a re  
mandatory because of their much more stable parameter values, pa r-  
ticularly at  low operating current  levels. 
The devices listed below include those used in Fig. 2-12, as  well 
one other type used elsewhere in the gated-amplifier circuit,  a s  
reason for  including switching characteristics in connection with the 
2N3563 will' become apparent later  in this chapter. 
The 
2N3563 (Fairchild) 
The 2N3563 is anNPN transistor with an extremely high gain-bandwidth 
product (reaching a maximum of 900 Mc at  high collector currents).  A 3 
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gain-bandwidth product in excess of 200 Mc i s  maintained at  collector 
currents as low a s  100 PA. 
vice functions very well in switching circuits,  and r i se  times of l ess  
than 5 ns a r e  possible in some circuits.  
i s  also used as  a diode because of very low leakage current (typically 
l e s s  than 10-l'A at 10 volts) and a reverse-bias capacitance under 2 pF,  
The current  gain i s  typically 50. This de- 
The collector-to-base junction 
2N 3 5 64 (Fair  child) 
The 2N3654 i s  a larger  geometry version of the 2N3563. Because 
of increased size the capacitances a r e  higher, but current gain i s  
maintained to higher current levels. 
2N 3 6 40 (Fair  c hi 1 d) 
The 2N3640 i s  an approximate complement to the 2N3563. Because 
of the problems inherent to P N P  technology, capacitances a r e  slightly 
higher and low-current gain-bandwidth product i s  lower than those of 
the 2N3563. 
levels. 
Current gain is maintained to higher collector-current 
2N3707 (Texas Instruments) 
The 2N3707 i s  an NPN transistor which features excellent current 
gain at low current levels (typically 50 at  0.  1 pA) and low leakage 
current (less than 1O-l'A at 10 volts). 
2N37 99 (Motorola) 
The 2N3799 i s  a P N P  which was selected primarily for  high-current 
gain (typically 400 at 100 pA of collector current) ,  Disadvantages in- 
clude somewhat higher leakage current and capacitances than an NPN 
with the same gain, but overall circuit considerations dictated the use 
of P N P  transistors in the first stage. 
transistor used. 
This i s  the only metal-cased 
L. TRANSFER FUNCTION WITH HIGH-IMPEDANCE LOAD 
Models for the individual circuits used in the basic operational 
amplifier have been developed ear l ier  in this chapter. 
the models a r e  combined and the linear-region transfer function i s  
developed for  the case of a high-impedance load. 
In this section 
The results of this 
d 
. .  
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analysis yield the gain and phase curves shown as  the Bode plot labelled 
i "uncompensated" in Fig. 2-14. 
The circuit models shown in Figs. 2-3, 2-5, and 2- 9 a re  combined 
with element values shown in Fig. 2-12 and transistor parameters 
listed in Table 2-1 to form an equivalent-circuit model fo r  the basic 
operational ampli fie r . 
model i s  shown in  Fig. 2-13, 
terminal is assumed grounded, since inputs to the negative terminal 
a r e  sufficient for the stability calculations, ) The boundaries which 
divide the circuit into three sections a r e  only approximate, as the 
output impedance of one section i s  lumped with the input impedance of 
the following section. The origin of most of the elements in Fig,  2-13 
i s  evident by inspection of the circuit of Fig. 2-12 and the models used 
fo r  the building blocks, (numerical subscripts on parameter values 
refer  to particular t ransistors in Fig. 2-12) but several  elements 
require further explanation. 
The r e  sult ant operational -ampli fie r circuit 
(In this figure the positive-gain input 
Capacitance C in Fig. 2-13 represents the total capacitance at 1 
the node including the base of transistor Q and is the sum 5 
! 
The t e r m  Cobl 
r e  - Q5 when the base of Q 
present the input capacitance of the cascode circuit a s  shown in F i g .  2-5, 
i s  the parallel combination rc6  Ilrc8 Ilrc9 all in 
appears because this capacitance shunts the base of 
lb5 -t 2Cob5 i s  grounded. The te rms  C 1 
Resistance R 2 
r 
parallel with 4.5 x 2 . 2  M 11 
the buffer model of Fig. 2- 9 .  
relating to the buffer amplifier the following relationships a re  useful: 
. This value can be obtained from 
In order to develop the paramete rs  
1. Resistance r in Fig. 2-8 i s  the dynamic resistance of the 2 
11A - Dl lF  in Fig. 2-12. The value i s  1 K diode chain D 
since each diode i s  operating at approximately 150 PA. 
2 .  Resistance r in F i g .  2-8 i s  equal to 2 . 7  K. 
3. In order to convert the parameters of Q 
in Fig, 2-12 to the form shown in Fig. 2-8, i t  is necessary 
3 
9' *lo,  andQ12 
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to divide resistances by 2, multiply capacitances by 2 and 
leave p unchanged, since two parallel t ransistors are 
actually used for each output transistor shown in Fig, 2-8. 
Capacitance C2 i s  included to represent the effect of s t ray  capaci- 
tance at  the output mode ( N" 10 pF) plus the nominal loading capacitance 
of typically -used feedback networks . 
The open-loop gain from the model shown in Fig. 2-13 is 
e - -7.5  x 104( l .  6 x st1)(4x10-10stl)  out 
in e 8 
- 
(2 a 7x1 0- 5s t 1)u. 2x1 0- s t 1)(5x10- 9s t l)(4 2 5x1 0- 9s t l@. 2 xl0- 9s t 1)(1.2 5x1 0- 9s t1)(8x10- 9s t 1) 
The essential features of this expression a re  related to circuit 
parameters as  follows: 
1. 
2 .  
3 .  
4. 
p5r*  
, where rf; represents the 
6'  
4',1 
The d-c gain, 7 . 5  x lo4,  is  
resistance to ground at  the collector of t ransistor  Q 
The f irst  pole occurs at  radians per second, where 
C:: is the capacitance to ground at the collector of Q 
evident that this node should produce the dominant pole be- 
cause of the extremely high resistance to ground. 
The second pole occurs where the base-to-collector current 
gain of Q5 drops 3 db from i t s  d-c value, and i s  located two 
and one half decades beyond the f irst  pole, 
All other singularities a re  located at least  a decade beyond 
the second pole. 
It i s  
6' 
These observations summarize the reasons that this particular con- 
figuration i s  extremely useful as  an operational amplifier. 
most of the gain i s  obtained in one stage and because this stage has low 
input capacitance, the transfer function of the amplifier can be approxi- 
mated as a first-order transfer  function over a wide range of frequencies. 
This type of transfer function i s  easy to compensate and is ideally 
suited fo r  use with feedback. 
Because 
a 
One further approximation i s  introduced at this time. It will be 
shown that the amplifier cannot be stabilized for c ross  -over frequencies i 
8 much in excess of 10 radians per second. Four of the singularities in  
a 
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8 the transfer function occur at frequencies in excess of 5 x 10 
per second. 
8 9 zeros located at 6.25 x 10 and 2 . 5  x 10 
a t  8 x 10 and 1.25 x 10 radians per second. The only noticeable 
effect of singularities located this far above the cross-over frequency 
arises from phase shift. For  example, at 1/5 of its break frequency 
a pole contributes 11.3O of negaaive phase shift to a transfer function, 
yet only reduces the amplitude by 2 percent. Two high-frequency 
radians 
The four singularities which fall into this category include 
radians per second and poles 
8 9 
singularities mentioned in the analysis of the cascode circuit and 
then temporarily dropped can also be included. These singularities 
a r e  a right-half-plane zero at 5.5 x 10 9 radians per second and a pole 
9 a t  1 .8  x 10 
these singularities a t  frequencies of interest  is given as 
radians per second, The approximate phase shift of all of 
- 1.25 x - 8 x 10-low 4 = 1 . 6 ~  1 0 - ~ ~ + 4 ~  10 - l o w  
- 1 Al l  of these singularities can be modeled as  a single pole 
1 8x10-p0s+lu 
which has equal phase shift a t  frequencies of interest .  
fication the transfer function becomes 
With this simpli- 
e 4 out -7.5 x 10 
e 
- =  
in ( 2.7xi 0- 5s t 1 x 7.2x10- 8s +I 5x10- 9s+l X4.2 5x10- %+l X 3.2~10- 9st 1 8x1 0-los+ 1) 
This equation is shown as an asymptotic log magnitude and phase 
v s .  log frequency plot tor Bode plot) in  Fig. 2-14. 
"uncompensated" pertain to the amplifier as shown in F ig .  2- 12 .  
The curves labelled 
M. A METHOD FOR COMPENSATION 
An open-loop transfer function which is approximately f i r s t  order ,  a t  
least  at frequencies where the gain is near unity,is ideal in many gated- 
amplifier applications. This type of tran&&..function results in a well-damped 
closed-loop transient response a 
describing-function analysis 
stable in the presence of saturation. This type of stability is important 
Furthermore,It;.mm b..shown by means of 
that. a firsOorder system remains absolutely 
) 
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in the case of the gated amplifier because the amplifier always saturates 
during the turn-on transient, and the low quiescent currents used in the 
design lead to momentary saturation for many types of input signals. 
Rapid, well-damped recovery from saturation i s  required in many appli- 
cations e 
Examination of F i g .  2-14 shows that the transfer function of the 
basic operational amplifier is approximately first order i f  frequency- 
independent feedback with an attenuation greater than 46 dB is used, 
Instability wil l  result  i f  l e ss  attenuation than 30 dB i s  used in the feed- 
back path since the amplifier gain is 30 dB at the frequency that the 
phase shift equals -180O. Since i t  is necessary to use the amplifier 
with unity feedback in many applications, some method for modifying 
the transfer function i s  required. 
It  can be shown that r - c  networks can be used to modify the transfer 
function of an amplifier in any desired way subject to the constraint that 
the magnitude of the modified transfer function must be less  than o r  
equal to that of the unmodified transfer function at all frequencies. 
example, the f i rs t  pole of the amplifier discussed here  occurs because 
of capacitive loading a t  the collector of Q It i s  possible to move this 
pole toward lower frequencies by adding a capacitor to ground at  this 
node, 
frequency by including a resistor  in  ser ies  with the capacitor used for 
compensation. 
For  
6 '  
A zero can then be added to the transfer function at some higher 
This zero can be located so as to  compensate a pole. 
One possible modification of the transfer function is shown in Fig, 2-14 
a s  the compensated curves. These curves could be obtained by loading 
the collector of Q 
ser ies  with a 1 .2- K resistor .  
with a network consisting of a 56-pF capacitor in 6 
This type of compensation increases the separation between open- 
loop poles s o  that the amplifier is stable for  larger  feedback ratios. 
Theoretically, the process could be continued by adding r - c  networks to 
ground at  other nodes s o  that the resultant compensated transfer function 
was  f irst  order at all frequencies where the gain exceeded unity. 
This method i s  unsatisfactory for a t  least two reasons. F i r s t ,  
simple modification of the transfer  function to optimize performance 
for various feedback ratios wouldnot be possible. Second, the r e -  
quired capacitors can become quite large ,  A 1000-pF capacitor would 
-53 - 
be required at  the node including the collector of Q 
amplifier in applications involving unity feedback. 
amplifier this capacitor would have to be charged and would introduce a 
prohibitively long turn-on delay. 
to stabilize the 6 
In order to gate the 
Sufficient transfer -function control for all intended applications 
can be obtained through the use of a small capacitor across the termi-  
nals labelled compensation in Fig. 2-12 without introducing the disad- 
vantages inherent to large capacitor values. 
t o r  appears between the base of Q and the emitter of Q Since Q i s  
an emitter follower, the voltage a t  i ts  emitter i s  the same a s  that at 
the collector of Q and inclusion of this compensating capacitor intro- 
duces an artificial Miller capacitance around the cascode-amplifier 
section, 
small capacitors in this location cause significant changes in the t rans-  
fe r  function, 
This compensating capaci- 
5 9‘ 9 
6’ 
Because of the high gain of the cascode amplifier, extremely 
The effect of this type of compensation can be predicted by con- 
sidering i t  as feedback around a high-gain portion of the amplifier. 
The transimpedance of the section of interest i s  
i 
e 7 
i in 
- 7 . 5  x 10 
(2 .7  x 10-5st1)(7.2 x 10-8st1)(4.2 x 10 -9s t l )  
- -  - out 
where e i s  the voltage a t  the emitter of Q and i i s  the 
current  supplied to  the base of Q5. 
out 9 in 
If a capacitor i s  placed between the emitter of Q and the base of 9 
Q (this capacitor i s  designated as C ), the capacitor forms a feed- 
back path with an admittance given by G s. The effect of such a 
compensating capacitor can be approximated a s  follows: 
5 C 
C 
The transimpedance of this stage remains 
e 7 
i 
- -  out - 7 .5  x 10 - 
( 2 . 7  x 10-5st1)(7. 2 x 10-8st1)(4. 2 x 10-9s t l )  in 
at  any frequency where the gain around the loop including (Z 
than unity, 
i s  l e ss  
C 
The transimpedance of this portion of the amplifier i s  changed 
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to - - c s  
unity. %he loop gain i s  given by 
at any frequency where the gain around this loop exceeds 
7.5 x 10 c c s  7 
(2 .7  x 10-5st1)(7. 2 x iO-8sti)(4,  2 x 10-9s t l )  
A more detailed analysis shows that this approximate relationship 
is valid for the range of capacitor values (1 .5  pF to 25 pF) used to 
compensate the gated amplifier, 
Even i f  no external capacitor i s  used, the amplifier i s  partially 
compensated by s t ray circuit capacitance, 
that i t  is not necessary to apply compensation between the emitter of 
Q9 and the base of Q5. Since the amplifier gain i s  unity between the 
collector of Q 
amplifier beyond the collector of Q6 and the base circuit of Q5 has the 
same effect. 
the compensating loop that the minimum capacitance required to modify 
It can be seen from Fig, 2-12 
and the output, a capacitor between any point in the 6 
It can be seen from the expression for the gain around 
the transfer function is 0 . 3  pF. 
In spite of attempts to minimize this s t ray  capacitance during con- 
It i s  necessary struction, values far in excess of 0 . 3  pF a re  present. 
to measure the magnitude of this capacitance in order to  predict l inear-  
region performance and direct measurement seems impossible. One 
indirect method involves measurement of open-loop gain at some fre-  
quency where the gain is determined by the stray capacitance. This 
does not seem a particularly valid technique when one considers that 
the resultant value wil l  be used to predict the open-loop transfer function 
A method which does not suffer from this inherent limitation i s  a s  
follows. 
applied to  the base of Q2 (see Fig. 2-12). 
the base current  of Q 
of the high gain of the amplifier from the base of Q5 to the output, 
equilibrium i s  reached when the current supplied to the base of Q 
equals the rate of change of output voltage multiplied by the capacitance 
between the output circuit and the base of Q5. 
indicates that the effective compensating capacitance i s  1.5 pF, with 
The amplifier i s  operated open loop and a positive step is 
This causes an increase of 
forcing the output voltage negative. Because 5’ 
5 
The result of this measurement, made on several amplifiers, 
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an uncertainty including both variations from circuit to circuit and 
measurement e r r o r s  of - 0 .5  pF, t 1.0 pF. 
plete amplifier including this compensation i s  shown in Fig. 2-14 as 
the compensated amplifier curve. It can be seen that the effect of the 
1.5-pF s t ray compensating capacitance is the same as  that of loading 
the collector of Q with an r -c network to ground as  described ear l i e r ,  
Predictions of amplifier performance based on this plot a re  compared 
with measured performance in Chapter 1611. 
\ 
i A Bode plot for the com- 
6 
It  i s  possible t o  question the value of the cascode circuit in view of 
the fact that the normal method of amplifier compensation involves the 
use of an artificial Miller Capacitance which i s  often several times 
larger than the Miller capacitance which would be present i f  the cascode 
amplifier were replaced by a grounded-emitter stage. 
cascode circuit enhances amplifier performance for the following 
reasons : 
The use of the 
1. The maximum gain which can be obtained at any frequency is  
shown in Fig. 2-14 as the compensated curve. 
7 frequencies from o = l o 4  radians per second t o  w z  5 x 10 
radians per second is controlled by the 1.5-pF compensating 
capacitance. If the cascode were replaced by a grounded- 
emitter stage, the gain over this frequency range would be 
reduced by a factor of 3 due to increased effective compensating 
capacitance, 
mately 4.5 pF, including 3 pF from C of the transistor 
and 1.5 pF from stray capacitance. (The s t ray capacitance 
is not introduced by the cascode circuit, and thus would not 
be changed by elimination of the cascode. ) 
The gain at 
The compensating capacitance would be approxi- 
ob 
2.  The portion of the total Compensating capacitance attributable 
to Cob 
collector-to-base voltage of this t ransistor ,  since Cob varies 
with applied voltage. 
of the transistor involved would be dependent on the 
This would lead to nonlinear performance, 
3 .  The maximum low-frequency gain would be drastically reduced. 
The d-c gain of the amplifier shown in Fig. 2-12 i s  - , 
p 51'" 
4re 1 
I 
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where r* represents the total resistance to ground at the 
node including the collector of Q6. 
this equation predicts a gain of 7 .5  x 10 
Because of feedback through the collector -to-base resistance 
of a grounded-emitter stage, eliminating Q in Fig. 2-1,2 
r 
would reduce the d-c gain to - c5 , or about 5 x 10 , 
For the devices used 
4 a t  zero frequency, 
6 
3 
4re 1 
The third consideration leads to  the somewhat unexpected conclusion 
that the cascode circuit, originally introduced as a method for improving 
high-frequency performance, has the added benefit of greatly increasing 
d-c open-loop gain. 
N. POWER-BANDWIDTH TRADEOFF 
A major design consideration for a gated amplifier circuit intended 
for use in space applications is the minimization of quiescent power con- 
sumption. 
cations (particularly in ground-based computers), the designer may be 
It is probable that in certain other gated-amplifier appli- 
willing to expend greater power in order to enhance frequency response. 1 
Similarly, in some space applications where lower bandwidth is toler-  
able, a further power reduction would be advantageous. 
This section illustrates the possibility of a power-bandwidth compro- 
mise ,  
collector current  of each transistor by a constant factor K .  
the discussion i s  limited to the devices used in the basic operational 
amplifier, but the same general relationships wil l  be true for any 
transistor  types. 
and current level a r e  required to show the effects of a change in oper- 
ating current: 
The analysis i s  limited to the case of scaling the quiescent 
Further,  
Several relationships between transistor parameters 
1. The emitter resistance of a transistor in ohms i s  given by 
t ro, where IC is expressed in milliamperes, The 25 r z -  
i s  typically 2-3 ohms for the devices used 
e IC 
constant t e r m  r 
in the amplifier. 
mately 5 times greater than those used in the amplifier, the 
emitter resistance of a transistor is simply inversely related to  
collector current.  
0 
Thus, at  least  up to current  levels approxi- 
1 
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i 
2 .  
3.  
4. 
5. 
, equals g 0 glIc, The collector-to-base conductance, -
where g represents the contribution from surface leakage, 
The t e rm  containing g predominates at any current level 
which might be used, so  that r is inversely related to col- 
lector current.  
r 
C 
0 
1 
C 
The collector -to-base capacitance, 
collector current .  
The current gain of planar transistors i s  largely independent 
of operating current .  
circuit, p changes less  than 20 percent with collector cur-  
rent variations from 1/2 to 5 times nominal values, 
The base -to-emitter capacitance, 
C o  t CIIc. 
3N3563!s9 the t e rm  C o  predominates until current levels 
in excess of 3 t imes those used. 
approximately 3 pF, while C is approximately 8 pF per 
milliamp, 
sidered constant over the current range of interest.  
Cob, is independent of 
In the case of the transistors used in the 
Cib9 can be represented as  
F o r  all t ransistors used in  the circuit except the 
F o r  the 2N3563, G o  i s  
1 
Thus the Cib t e rm  for the 2N3563's cannot be con- 
The derivatians leading t o  the open-loop plots of Fig. 2-14 show 
that all singularities in the amplifier transfer function a re  a result of 
r - c  time constants. 
cent) arising from fixed resistances in the circuit, all resistances af- 
fecting the location of singularities are linear combinations of t ransistor  
resistances,  These resistances would be reduced by a factor of - if 
all collector currents  were increased by a factor of K. 
Aside from small modifications (less than 10 per-  
1 
K 
All  capacitances a r e  either transistor  capacitances or stray 
capacitances. 
change a node capacitance significantly i s  at  the base of Q 
At the normal current level, the portion of the node capacitance at tr i-  
butable to the variable portion of Cib5 i s  approximately 3 pF, or 12 
percent of the total node capacitance. 
of Q5 to 3 times i t s  original value would increase the node capacitance 
by only 25 percent. 
The only node where a change in quiescent current  can 
(F ig .  2-12). 5 
Increasing the collector current  
I 
I 
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Thus, to  a f i rs t  approximation, the only change in the amplifier 
transfer function introduced by increasing all currents by a factor K 
i s  to shift the location of all singularities to frequencies which exceed 
their original locations by a factor of K. 
the ratio of two resistances, i s  unchanged. 
for changes in operating current  levels f rom approximately one half to 
three times nominal levels,  
The d-c gain, which includes 
This approximation is  valid 
While this experiment was not performed on the gated-amplifier 
circuit, i t  has been performed with similar operational-amplifier 
circuits. The predicted result that, to a f i rs t  approximation, band- 
width i s  directly proportional to d-c operating current and consequently 
( for  the same output voltage range which fixes supply voltages) to steady- 
state power dissipation has been verified. 
0.  TRANSFER FUNCTION WITH LARGE CAPACITIVE LOAD 
Large capacitors a r e  used as amplifier loads in all sampling oper- 
The behavior of the amplifier for  this type of load is  predicted ations. 
with the aid of the models of Figs. 2-3,  2-5, and 2-11. These models i 
a r e  combined with element values presented earl ier  to form the equivalent- 
circuit model shown in F i g .  2-15. 
If the transfer function i s  evaluated for a capacitive load in the 
range of 0.05 pF to 1.0 pF (these a re  typically used values), the phase 
shift at  the unity-gain frequency i s  several degrees more  negative than 
-180°. 
used in sampling applications. One method which can be used to intro- 
duce a zero in order to stabilize the amplifier i s  to include a small 
resistor  in ser ies  with the load capacitor. 
This i s  an intolerable situation since unity feedback is normally 
The transfer function of the model shown in Fig. 2-15 was evalu- 
( Z  ) consisting of a 1-!2 resistor  in ser ies  ated for a load impedance 
with a 1-pF capacitor. Under these conditions the amplifier unity- 
6 gain frequency is 3 x 10 radians per second, and the phase margin 
at  this frequency i s  more than 50°. 
type of transfer function should yield well-damped responses with unity 
feedback applied around the amplifier. 
L 
Linear theory predicts that this 
One of the prototype amplifiers was tested with this load and unity 
feedback, and somewhat undesirable performance was observed. The 
I ,  
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system i s  perfectly stable for  small inputs, but exhibits a severe high- 
frequency oscillation at 10 Mc to 15 Mc for  any input greater than 1 m V ,  
The oscillation will  always decay, but generally not for several micro- 
seconds. 
* 
This type of oscillation is undesirable for several reasons: 
1. The currents involved in the oscillation a r e  typically several 
hundred mA, and this leads to high power dissipation, 
2 .  The oscillation could cause a circuit driven by such an ampli- 
fier to malfunction because of saturation on the high-frequency 
large -amplitude signal. 
3 ., The oscillation could couple to adjacent circuits,  
4. The settling time is increased for certain capacitive loads. 
Since i t  i s  not possible to demonstrate the existence of this mode of 
oscillation with linear analysis, an approximate describing-function 
analysis was performed in an attempt to  determine its cause. This 
analysis shows that the major effect of applying inputs to the ampli- 
fier with a large capacitive load is to  alter the gain, with little change 
in the location of singularities. 
crease  depending on the magnitude of the input. 
gain because of saturation. 
fect can be demonstrated with reference to Fig. 2-15. 
quencies, one multiplicative t e rm  in the gain t e rm  is the ratio of the 
resistor  included in ser ies  with the load capacitor to the 50-K resistor  
shown in Fig. 2-15. 
! The gain can either decrease o r  in- 
Large inputs reduce 
Small inputs increase gain, and this ef- 
At high f re-  
The 50-K resistor  represents the emitter resistance of the output 
t ransistors multiplied by a current-gain term.  
emitter resistance is inversely related to output current.  
shown that for some values of output current  the high-frequency gain 
of the amplifier increases by more than 20 dB from this effect. 
The magnitude of the 
It can be 
The types of transfer functions that will insure stability for all 
anticipated gain changes a r e  somewhat restricted. 
the amplifier will remain stable if the phase shift i s  less  negative than 
-180° at all frequencies f rom zero to approximately one decade beyond 
the nominal unity-gain frequency. 
It can be shown that 
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This type of compensation can be accomplished by the combination 
of a small resistor  in ser ies  with the load capacitor and a compensating 
capacitor, The parameter values selected for demonstration purposes 
a r e  a load consisting of a 1-pF capacitor in se r ies  with a 2 , 7 4 2  r e -  
sistor and a 15-pF compensating capacitor. 
fer function predicted by the model of Fig. 2-15 (without including the 
effects of the compensating capacitor) i s :  
With this load, the trans-  
7 - = [ -  out - 7 . 5  10 (2 .5  1 0 - ~ ~ t 1 )  
(7.5 x 10-3st1)( lo-6s t1)(7 .2  x 10-8st l )  
e 
e in 
In this expression the pole from the input stage has been neglected, 
since i t  occurs at a frequency more than 3 decades beyond the unity- 
gain frequency. 
The f irst  bracketed t e r m  represents the transimpedance from the 
base of Q, to the emitter of Q 
of the transfer function which can be modified with a compensating 
capacitor, By analogy to the case presented in Section K, a compen- 
sating capacitor should leave this portion of the transfer  function un- 
, and 1 changed at  all frequencies where i ts  magnitude i s  less  -W C  
change i t  to - at all other frequencies, If a 15-pF Compensating 
capacitor i s  included, the open-loop gain becomes 
(Fig. 2-12). This i s  the only portion 
9 
-1 
“C 
4 -7.5 x 10 (2 .7  x 10 -6s t l )  e out - 
in 
- 
(7.5 x 10-3s+1)(3.?5 x 10-5s t l )  e 
There is one additional pole in this gain expression, but its location 
has been moved more  than 2 decades beyond the unity-gain frequency 
by compensation. 
This transfer function is plotted as  F i g .  2-16. Note that the c ross -  
5 over frequency with unity feedback occurs at 6.5 x 10 radians per 
0 
B second, with a phase margin of 60 . While poles occurring more than 
/ 
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two decades beyond c c ~ s s o v @ r  have been eliminated, an approximation 
to the effects of these high-frequency poles indicates that the phase shift 
should not exceed -180° until some frequency beyond 10 
second. 
unless the gain ihcrease exceeds approximately 46 dB. 
gain decreases cannot cause instability since the phase margin exceeds 
30 
8 radians per 
Thus increases in open-loop gain should not cause instability 
Similarly, 
0 for any cross-over frequency below 6.5 x l o 5  radians per second. 
While this example has used specific load and compensating element 
values, i t  can be shown that similar stabilization techniques can be 
used for any anticipated load capacitor. The type of compensation 
used with the amplifier to obtain the Bode plot of Fig. 2-16 i s  ideally 
suited for  use with capacitively-loaded gated amplifiers for two reasons: 
1. When in the linear region, the amplifier should display a 
well-damped, rapid (at least  considering the size of the load 
capacitor) transient response. 
2. If the main effect of changes in output current i s  a gain var i -  
ation, stability should be maintained for any conceivable 
variation, resulting i n  an absolutely stable system. 
These predictions a r e  compared with experimental results in 
Chapter 111. 
P. A METHOD FOR GATING 
The problem of gating the basic operational amplifier to obtain a 
gated amplifier has been completely ignored to this point in the de- 
velopment. 
this gating or switching capability is the major feature which distinguishes 
a gated amplifier from an operational amplifier, and that this feature i s  
responsible for the power economy and versatility of the gated amplifier. 
This approach has been followed for two reasons. 
of the circuit i s  determined to a very large extend by the performance 
of the gated amplifier in the ON state. 
circumvent problems caused by poor ON-state performance. Second, 
the gating technique i s  simple t o  include in the basic amplifier design 
considered here, and i t  is worthwhile compromising gating-circuit com- 
plexity to enhance ON-state characteristics.  
This may seem somewhat unusual in view of the fact that 
F i r s t ,  the usefulness 
Gating does not offer any way to 
'1 
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The features that the gated amplifier should possess which a re  
attributable to gating are:  
1. Extremely low power consumption in the OFF state i s  manda- 
tory to maintain low average power consumption, 
2.  Rapid transition to the OFF state i s  required, at least  in 
cases  where capacitors connected to the amplifier a r e  used 
for storage of information during the O F F  time. In these 
cases,  a voltage is stored on the capacitor during the time the 
amplifier i s  ON, and slow turnoff would tend to alter i t s  value, 
3 .  Low leakage current in the OFF state is required to insure slow 
degradation of voltages held on capacitors. 
4. Turn-on time should be minimized in order to increase the 
frequency of operation in pulsed applications, but this r e -  
quirement i s  l e s s  important than the other three,  
The circuit shown in F i g .  2-12 can be turned OFF in the following 
way: 
I The grounded end of the 27-K resistor  connected to the bases of 
Q and Q i s  connected to 9 9  volts. This turns off Q7 and Q8. With 
transistor Q off, Q must turn off. Transistor Q turns off and this 
reduces the current  through diode chain Dll and the base drive for Q 
to  zero, Eventually, the node including the base of Q i s  charged to 
-7 volts by the 2 . 2 - M  resistor  connected t o  this node and the node in-  
7 8 
7 5 6 
9 
10 
cluding the base of Q 
res is tor .  
every diode i s  back biased. 
in this state a r e  leakage currents .  
between the leakage currents of D 
a t  r o o m  temperature. 
i s  charged to 4-7 volts by a separate 2.2-M 
12 
In this state every transistor in the diagram i s  cut off, and 
The only currents  which flow in the circuit 
The output current  i s  the difference 
A and D17 which i s  less  than 16 
The OFF-state input current  at either input terminal consists of 
) of the particu- 
C BO two te rms ,  the collector-to-base leakage current  {I 
lar input transistor and the reverse leakage current of the diode in the 
transistor emitter .  
smaller than emitter-to-base leakage I 
vices used and further that the common connection of D and D i s  
(This assumes that the diode reverse leakage i s  
which i s  true for the de- 
& EBO 
1 1 2 
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biased negative. 
l a te r .  ) 
A technique which insures this condition is introduced 
The reason for diodes D1, D2, D16, and D17 is now apparent. These 
devices minimize OFF-state terminal currents,  and a re  used because 
diode leakages a r e  typically several orders  of magnitude lower than 
values. Furthermore, these diodes prevent reverse breakdown IEBO 
of various base-to-emitter junctions. 
The basic simplicity of the gating method is  evident. Transistors 
Q and Q in Fig.  2-12 a re  used as gating switches, and these transistors 
were required to enhance linear region performance. 
does not represent a complexity penalty which is attributable to the 
gating feature. This natural gating ability is a further advantage of 
the basic operational-amplifier design. 
7 8 
Their inclusion 
From the considerations presented above i t  is evident that the basic 
operational-amplifier design shown in Fig.  2-12 is gatable. However, 
turn OFF i s  delayed; the amplifier spends a significant time in a Ifquasi 
ON" state following application of a turn-off signal because of relatively 
slow discharge of a number of nodes. 
voltage levels held on storage capacitors. 
This could result  in the loss of 
Figure 2-17 shows the basic operational amplifier modified for use 
The differences between Figs .  2-12 and 2-17 a r e  as a gated amplifier. 
mainly elements that speed up the transition to the OFF state. 
Turn O F F  is accomplished by switching the gate lead from ground 
to t 9  volts, and this transition is assumed to occur in l ess  than 10 ns 
(10 percent to 90 percent of full value). 
added in parallel with the 27-K resistor in the gate lead insures rapid 
cutoff of Q7 and Q8. is added to limit the maximum positive 
voltage applied to  the bases of Q7 and Q 
Transistor Q14 (which i s  normally not conducting) is pulsed on 
momentarily by base current provided through the 47-pF capacitor, and 
15 its collector voltage i s  driven to -7 volts. 
momentarily, and forces its collector voltage to t 7  volts. 
The 68-pF speed-up capacitor 
Diode D 7 
in order to prevent breakdown. 8 
This action turns on Q 
14 A number of diodes a re  connected between the collectors of Q 
and Q15 and certain nodes in the circuit.  In normal operation these 
diodes are  back biased and, since they are  actually collector-to-base 
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junctions of high-frequency transistors,  represent very  high-impedance 
paths to incremental grounds and therefore do not affect normal operation, 
The only time any of these diodes conducts is immediately following 
a turn-off signal, 
put diodes, which disconnects the output lead. 
added between the emitters  of Qlo - Q13 and supply voltages insure that 
diodes D16 and D17 remain reverse biased when the collector voltages 
of Q14 and Q15 recover to quiescent values. 
load low-impedance points, ON-state operation is not affected. Diodes 
D13 and D18 insure rapid turnoff of the output t ransistors by reverse 
biasing these devices, while diode D8 turns off Q 
the input transistor pair by pulsing the node including the collector of 
Q7 to - 7  volts. 
positive voltage at  some later  time because of the leakage current from 
Q,. 
the input terminals by forward biasing D 
of diode D prevents this type of recovery. The FD 171 diode type 
was  selected since i t s  room temperature leakage current ( 10-8A) i s  
typically 2 orders  of magnitude greater than the leakage current of Q7. 
A resistor  could be used to  perform the same function, but this would 
degrade performance in the ON state by reducing common-mode r e -  
jection. 
a shunt capacitance of l ess  than 1 pF and these values do not degrade 
ON-state performance. 
At this time diodes D15 and D back bias the out- 
19 
The 1-M res is tors  
Since these res is tors  
Diode D turns off 
9' 9 
However, this node might tend to return to a more 
This action would cause Q leakage current to appear at one of 7 
o r  D2' The leakage current  1 
10 
9 The FD 171 has a dynamic resistance of more than 10 S2 and 
It i s  useful to define a quantity which I call charge dump in connection 
with the turn-off process. 
gral of the terminal current) which leaves the input o r  output terminals 
during the turn-off transient, In order to minimize e r r o r s  in sampling 
operations the magnitude of this charge dump must be small. 
This i s  the net amount of charge (the inte- 
The output terminal is considered f irst .  The only elements which 
need be considered in this case a r e  the output diodes, D16 and D17. 
Charge wil l  be dumped at turn OFF because of charge stored in these two 
devices. This charge is insignificantly small ( less than 10 coulomb). 
A more significant charge i s  dumped into the output circuit because of 
the shunt capacitance across  D For  example, i f  the output 
-1 2 
and D17. 16 
. .  
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16 voltage at turn O F F  is V, the voltage which i s  switched across D 
is ( V t 7 ) ,  and D16 supplies an amount of charge t o  the output equal to 
-C16(Vt7). (C16 i s  the junction capacitance of diode D ) ,  Similarly, 
the charge from switching the voltage across  D is C17(7-V). The 
maximum sum of these two te rms  occurs for maximum positive or  
negative V .  With the assumptions that both capacitances a r e  equal to 
2 pF and that the maximum output voltage is *4 volts, the total output 
charge dump must be l ess  than 1 , 6  x 
16 
17 
coulomb. 
At the negative input terminal, the charge dump i s  limited to the 
charge stored in Q 
the combination of diode D2 and the base-to-emitter junction of Q 
In this case the predominant contribution i s  related to the junction 
capacitance of diode D 
negative input terminal i s  2 . 5  x 
at  the positive input terminal,  except that additional charge is dumped 
through the collector-to-base capacitance of t ransistor  Q The maxi- 
mum charge dump at  this terminal i s  limited to l ess  than 4 x 10 
coulomb. 
plus a t e r m  from the voltage transition across 
2 '  
2 
and the maximum expected charge dump at the 2 9  
coulomb. The situation is similar 
-11 1' 
In practice, the value of storage capacitors connected to these 
three amplifier terminals generally exceeds 0 .05  pF. 
ages stored on typical value capacitors a r e  changed less  than 1 m V  
by charge dump. 
electric abs o r ption . 
Thus the volt- 
This effect i s  normally masked by e r r o r s  from di- 
While the process of node discharge described above i s  helpful 
in minimizing turn-off time e r r o r s  arising from charge dump, the 
equivalent technique can not be successfully implemented at turn ON 
for a fundamental reason. 
performance a r e  not known a priori,  since these node voltages a re  
dependent upon the voltages present at the amplifier inputs and output 
at  turn-on time. Accordingly, the amplifier incorporates no speed- 
up elements to minimize turn-on times. 
The node voltages required for linear region 
Exact prediction of turn-on time i s  complex, but several consider- 
ations can be used to estimate typical t imes:  
1. A significant factor i s  the time required to charge the node 
which includes the base of Q 5 '  
charged may occur immediately following turn ON, o r  may 
The period when this node i s  
. .  
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be delayed depending on input and output voltages. 
transient can be represented by the charging transient of the 
capacitance a t  this node shunted by the 33-K resistor  and 
driven by the total collector current  of Q Only half the 7 '  
transient need be completed to turn on Q The node capaci- 5' 
tance i s  18 pFduring the turn-on transient. This value i s  
lower than the 24-pF capacitance present when Q 
since the input capacitance of Q 
This portion of the turn-on transient should therefore take 
0 . 3  p s .  
This 
i s  on, 5 
is lower when i t  i s  not active. 5 
2.  The node at the collector of Q 
voltage level determined by the output voltage. 
change in node voltage of 12 volts i s  possible, and this r e -  
quires a charging time of 0. 8 p s .  
must also be charged to a 8 
A maximum 
3 .  The time required to charge other nodes i s  quite small,  since 
the available currents are  largere  
4. It i s  possible for effects 1 and 2 to be additive since certain 
combinations of input and output voltages prevent the node 
including the base of Q5 from starting to charge until the 
node including the collector of Q has completed i ts  transient. 8 
These considerations lead to the conclusion that the maximum 
turn-on time should be l ess  than 1 .1  ps.  
A significant feature of the circuitry added to enhance gating i s  
that it does not add noticeably to average power consumption, 
additional steady-state power consumption is limited to levels cor res  - 
ponding to various leakage currents.  There i s  also a contribution from 
the power required by Q14 and Q15 at turn OFF, but since Q14 and Q15 
a r e  normally on for only 1 ys to 2 p s  following application of a gating 
pulse, the average power consumption of these transistors i s  negligible 
a t  any reasonable gating frequency. 
The 
Q. MODIFICATIONS TO IMPROVE PERFORMANCE 
The design described in preceding sections of this chapter incorpo- 
rates the major characteristics of a gated amplifier and could be used 
in many intended applications. However, in order to insure that the 
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circuit yields ultimate performance in all applications it i s  necessary to 
improve certain characteristics further.  
The modifications discussed in this section a r e  included to mini- 
mize the following deficiencies of the design shown in Fig. 2-17: 
1 .  ON-state input current  is too high for some applications such 
as  long-term integration. 
0.25 pA at room temperature 
OFF-state input current  i s  relatively high ( l0-loA),  at least  
compared to the leakage current  which appears at the output 
terminal.  
operations. 
The input current  is approximately 
2.  
This value leads to high drift rates in sampling 
3 a Voltage drift referred to the input is approximately 150 pV 
per degree centigrade. 
with temperature variations. 
This value results in  excessive e r r o r s  
4. The design shown in Fig.  2-17 includes no power-supply de- 
coupling networks * This lack could lead to amplifier instabilities 
dependent upon the type of power supplies and lead lengths 
used, or undesired coupling among amplifiers in a system. 
The gated-amplifier circuit shown in Fig. 2-  18 incorporates certain 
additional components into the design in order to improve the charac- 
terist ics listed above. The major penalty paid to improve these charac- 
terist ics is one of circuit complexity, and in some l e s s  demanding appli- 
cations the complexity increase may not be justifiable in t e rms  of the 
resultant performance improvement. In these cases,  certain com- 
ponents can be simply eliminated from the design shown in Fig.  2-18. 
The compromise of increasing complexity to improve performance 
has been used throughout the design. 
i s  a gated amplifier and all of the additional components introduced in this 
chapter a r e  included to overcome the obvious limitations of this circuit.  
The circuit illustrated in Fig. 1- 2  
The circuit shown in Fig. 2-18 was  used for all experimental 
phases of the research and all performance characteristics were de- 
termined from this circuit.  The discussion of this section and the 
analysis included in Ghapter UPLI permits calculation of the performance 
degradation that can be expected i f  certain components a r e  eliminated. 
d 
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ON-state input current i s  compensated with transistors Q and Q4 
operating as current  sources. 
rather than res is tors  fo r  compensation so  that the compensation is  in- 
dependent of common-mode input level. 
automatically turned on and off with the amplifier by the 47-K resistor  
connected between the bases of Q 
3 
It i s  necessary to  use current sources 
Transistors Q3 and Q4 a re  
and Q4 and the base of Q5, 3 
Resistors R lAp R I B  andRZA, RZB locatedin the emitter circuits 
3 4 of Q and Q 
currents .  
accomplished with the network including three res is tors  and two therm- 
istors.  
s o  that the voltage across res is tors  R 
temperature, and s o  increases compensating current.  
a r e  used to adjust the magnitudes of the compensating 
Input current  compensation for temperature variation i s  
Thermistor s a r e  negative -temperature -coefficient res is tors ,  
and R increases with decreasing 1 2 
There is no simple analytic expression which relates transistor 
current gain to temperature, or  even any assurance that two seemingly 
identical t ransistors wi l l  display similar gain vs. temperature var i-  
ations. The compensating network was  designed empirically, by 
measuring the input current variation with temperature for six type 
2N3799 transistors and matching the average variation with the net- 
work. It results in an order of magnitude reduction in input current 
over a 100 C temperature range, 0 
One disadvantage of this method of compensation i s  evident from the 
figure. 
continuously, and this causes a constant power consumption of 30 pW 
In most applications average gated-amplifier power requirements ex- 
ceed 200 pW, so the percentage attributable to this network i s  quite 
small.  
higher input current,  the network can be eliminated. Other possibilities 
which could be included in a future gated-amplifier design a re  those 
of gating the thermistor network or designing i t  with higher value com- 
ponents 
The thermistor network i s  connected to power -supply voltages 
In certain applications requiring lower power but tolerant of 
The 2N3707 was selected for use as the compensating transistor 
since i t  maintains a current  gain in excess of 25 a t  the operating cur-  
rent of 0.2 pA to 0 .3  PA, and because of typical leakage currents under 
10-l lA, an important factor since these leakage currents  appear as  
OFF-state input currents.  
fi 
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Diodes D and D 3 4 a re  used to compensate the OFF-state input 
a i "  
I leakage currents ,  The 2N3702 i s  similar to the 2N3799 (the major 
difference is lower current  gain), and theory predicts that the leakage 
currents of these devices should track quite well with temperature, 
This has been verified experimentally. The diodes a r e  selected to 
match leakage currents  of the devices they compensate and an order 
of magnitude improvement in OFF-state leakage currents i s  typically 
obtained. 
Both the compensating diode and compensating transistor a r e  
connected to  the base of the transistor they compensate through a 
i 
single 1-M res is tor .  
tance of the two devices (15 pF) from appearing directly in parallel 
with an input * 
The resistor  i s  included to prevent the capaci- 
Several approaches to  the problem of d-c drif t  a re  evident in 
Fig  2-18. All critical res is tors  a r e  tin-oxide types which exhibit a 
low (50 parts per million per degree centigrade) temperature coef- 
ficient. 
in an aluminum block to minimize temperature differences between 
these elements. 
The f i rs t  stage transistors and emitter diodes a re  mounted 
These precautions minimize random drift, and most of the drift 
referred to the input of the amplifier results from parameter changes 
of Q with temperature, With a temperature decrease, the base -to- 
emitter voltage of Q 
current gain decreases.  
into the node including the base of Q5. 
would result  i f  this current  were supplied by Q 
can be used to supply most of the required current because of the 
negative temperature coefficient of diode junctions, 
sation results in reduction of drift referred to the input f rom i ts  uncompen- 
satedvalue of 150 pV per degree centigrade to 10 pV to 25 pV per de- 
5 
increases and the base current  increases because 5 
These effects require an increase in current  
A drift referred to the input 
Diodes D5 and D6 1' 
This type of compen- 
gree centigrade. 
Numerous decoupling components a r e  included in  the amplifier 
schematic shown in Fig. 2-18. 
evident. Low-level points, such a s  the emitter of Q5 and the base of 
Q6, a re  decoupled to  prevent power -supply noise from affecting these 
Two general types of decoupling a re  
a 
- .  
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13' 
nodes, High-level points, such as the collectors of Q through Q 
a r e  decoupled to  prevent the large signals from entering power leads, 
Many nodes a r e  decoupled with a parallel connection of a ceramic 
This combination 
10 
high-frequency capacitor and a large tantalum unit, 
provides effective isolation f rom low frequencies to over 100 Mc, but 
use of tantalum capacitors introduces one disadvantage. The leakage 
current of these units causes a 10 pW to 20 pW increase in OFF-state 
power consumption. 
In order to  show clearly the price paid in terms of complexity for 
the ability to gate an amplifier, it i s  convenient to construct a table 
which divides the 101 components shown in Fig. 2-18 into three broad 
categories as  follows: 
1. Components required in the basic operational amplifier. These 
a r e  all the components shown in Fig. 2-12 with the exception 
of 8 diodes and 2 res is tors  which were included to permit 
gating. The total i s  25. 
2 a Additional components required for  the basic gated amplifier, 
These include all components added to Fig. 2-12 to form the 
circuit of F ig .  2-17 plus the 8 diodes and 2 res is tors  mentioned 
above. 
gating feature, since all other components would have to  be 
included in operational-amplifier design with identical linear - 
region performance. 
This category i s  effectively the price paid for  the 
The total i s  28. 
3 .  Components included to  improve performance. This category 
includes all components not included in 1 or 2.  
ear l ier ,  many of these components a re  not absolutely essential, 
and can be eliminated from the design in cases  where degraded 
performance is tolerable. 
As mentioned 
The total is 48. 
A breakdown of the various types of Components i s  given in Table 2-2.  
This concludes the discussion of the considerations leading to the 
design of the gated-amplifier circuit shown in Fig. 2-18. 
ance characteristics of this design a r e  presented in Chapter 111. Certain 
additional calculations of performance in  t e rms  of component parameters 
a r e  included to show that the measured characteristics a r e  realistic in 
t e rms  of device parameters.  
The perform- 
1, 
a 
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Table 2-2 
Components Used in the Gated Amplifier 
Use Tran- Re-  Capaci- Therm- Total 
Basic 
Operational 11 9 5 0 0 25 
Amplifier 
s is tors Diodes s is tors  tors  i stor s 
A ddi t i on a1 
C omponent s 2 14 8 4 0 28 
for  Gating 
Addition a1 
Components 
to Improve 
Performance 
2 6 19 19 2 48 
Total 15 29 32 23 2 101 
a 
CHAPTER I11 
AMPLIFIER PERFORMANCE CHARACTERIS TICS 
This chapter presents several items which, taken a s  a whole, indicate 
the performance of the six gated amplifiers that were built as  part of the 
research program. 
Simply presenting results of experimental measurements i s  insuf - 
ficient to demonstrate all the important concepts related to a particular 
performance characteristic.  
performance characteristic a r e  discussed. 
defined for  the benefit of readers interested in exact performance 
specification since there i s  no established standard definition for  many 
of the characteristics.  The techniques used to  measure the particular 
quantity a re  usually included.(This i s  required since indirect measure - 
ments must be used to determine many characteristics.  ) The experi-  
mental results a r e  presented, and these results a r e  usually compared 
either with the analysis of Chapter I1 o r  with brief derivations included 
in this chapter to show that the measured characteristics a r e  realistic 
in terms of device parameters.  
In general four items relating to each 
The characteristic i s  f irst  
A section i s  included in which comparisons between the ON-state 
performance of the gated amplifier and several commercially-available 
operational amplifiers a re  made. 
formance differences which a re  attributable to the unique design of the 
gated amplifier. 
This section illustrates the per - 
A brief discussion of the reliability of the gated amplifier i s  also 
presented. 
The construction technique used for the experimental gated-amplifier 
circuits i s  illustrated in Fig. 3-1. 
of an assembled circuit together with the bottom view of an unassembled 
printed circuit board. The details of this construction technique, as  
well as the methods used for parts selection and the adjustments made 
to the amplifiers prior to measurement of performance characteristics, 
a r e  described in the AppendixI. 
This photograph shows a top view 
Figure 3 - 2  shows one example of how gated amplifiers a r e  in ter-  
F connected to form systems. This photograph i s  included here since the 1 
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Fig. 3-1 Gated-Amplifier Circuit and Circuit Board 
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Fig. 3-2 Multiplier-Divider System 
a 
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same technique was used to couple gated amplifiers to test  circuits in 
order t o  measure performance characteristics,  This interconnection 
method minimizes undesired effects such a s  s t ray capacitance, lead 
inductance, thermally induced voltages, and improper grounding which 
could lead to measurement e r ro r s .  
The most important results and conclusions of this chapter a r e  
summarized in Table 3 - 1. 
characteristics of the gated amplifier. 
several measurements made on different amplifiers a r e  included, 
while in other cases typical and /or extreme values are listed. 
latter method i s  used when inherent measurement e r r o r s  preclude 
precise measurements. 
cates absolute extremes which should be achievable if a large number 
of the amplifiers a re  constructed. 
analysis and general experience with the amplifier as well as on the 
measurements described in this chapter. 
This table l i s ts  measured performance 
In some cases  the results of 
The 
The column labeledllcomments" usually indi - 
These predictions a re  based on 
A .  METHODS USED TO ESTIMATE THE TRANSFER FUNCTION 
The ON-state transfer function of the gated amplifier f o r  two types of 
loading has been predicted in Chapter 11. 
should be measured by direct evaluation of open-loop gain and phase 
shift as a function of frequency, and the experimentally-determined 
transfer function compared with predicted results.  
direct measurement i s  impossible (not only for the gated amplifier but 
in general in almost any high-gain feedback system) for several funda- 
mental reasons: 
Ideally, the transfer function 
Unfortunately, 
1. 
2. 
3 .  
Except for the simplest types of d -c  inputs, open-loop measure-  
ments fail since the amplifier will not remain in i ts  linear 
operating r e gi on without feedback . 
It sould be possible to obtain open-loop gain vs .  frequency by 
operating the amplifier closed loop and measuring the ratio 
of output voltage to input voltage. This approach also fails 
because of noise and distortion from amplifier nonlinearities. 
The problem i s  also complicated by the fact that loading and 
noise injection inherent with many measurement techniques 
further distort the signals, 
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and  with no  load un- 
l e s s  specif ied o therwise .  ON-STATE CHARACTERISTICS 
PARAMETERS MEASURED VALUES COMMENTS 
Component  se lec t ion  p r o c e d u r e s  
i n s u r e  min:mum value of 6 x 10 
4 7 x 10 
9 x  10; 
9 x 10 
f 4 volts  
4 D-c open- loop gain (3  ampl i f ie rs  t e s t e d )  
Output voltage and common-mode  Minimum Insured  by design p a r a m e t e r s  
as p a r t  of s y s t e m  t e s t s )  
Output c u r r e n t  Minimum f200 m A  Component se lec t ion  p r o c e d u r e s  
, (All  ampl i f ie rs  t es ted)  Typica l  +450 mA,  - 3 0 0 m A  i n s u r e  min imum value of &ZOO m A  
Frequency  of f i r s t  open-loop pole, 
no compensation 
( 3  ampl i f ie rs  t es ted)  
Open-loop ga in  a t  frequency at  which 
open-loop phase  shif t  i s  180°, no these  a r e  the e x t r e m e s  
compensation (4  a m p l i f i e r s  t es ted)  
- 3  dB frequency a s  unity-gain, non- 
Inverting ampl i f ie r ,  compensated for  Device c h a r a c t e r i s t i c s  i n s u r e  e x -  
3 dB resonant  peak (All  ampl i f ie rs  Typical  12 Mc 
tes ted  a s  p a r t  of s y s t e m  t e s t s )  
Open-loop unity-gain frequency,  no Ext rapola ted  f r o m  closed- loop measur i  
compensation (All  ampl i f ie rs  t es ted  
ind i rec t ly  a s  p a r t  of s y s t e m  t e s t s )  
Common-mode reject ion r a t i o  5 X  10':1 1 . 5 ~ 1 0  :1 
( 4  ampl i f ie rs  t es ted)  1 0 4 ~ 1  1 0 5 ~ 1  va lue  of 3 x 103:1 
Drift r e f e r r e d  to input 
(All  ampl i f ie rs  t e m p e r a t u r e  tes ted  a s  
p a r t  of ini t ial  ad jus tment )  
O°C to  +5OoC *loo  p v  f 2 5 0  pV 
-25OC to t75OC * 3 0 0 + V  f 7 5 0  V 
v s .  supply voltage var ia t ions  (any 
voltage) 
v s .  equal percentage  change in  a l l  
supply voltages 
Input c u r r e n t  a t  z e r o  input voltage,  
e i ther  input ( 3  ampl i f ie rs  t e s t e d )  
O°C to  t5OoC + 5 nA f 10 nA 
-25OC to +75OC f 1 5  nA *30 n A  
vs.  supply voltage Typical  0. 1 nA/mV 
Input r e s i s t a n c e  Select ion i n s u r e s  min imum differential 
( 3  ampl i f ie rs  t es ted)  value of 300 K 
Differential  Device Char  ac t  e r i  s t i cs  i n s u r e  minimur 
Common-mode  Typical  200 M common-mode  value of 100 M 
Equivalent  input noise voltage Conservative maximum va lue  
( 3  ampl i f ie rs  t e s t e d )  
Slewing r a t e ,  no compensation Typical  Ci rcu i t  p a r a m e t e r s  i n s u r e  typical  
(All  ampl i f ie rs  t es ted  as p a r t  of 
s y s t e m  t e s t s )  
Power  consumption Typical  15 mW Circu i t  p a r a m e t e r s  i n s u r e  maximum 
(al l  ampl i f ie rs  t es ted)  
input voltage (All  ampl i f ie rs  t es ted  
lo4  rad ians  p e r  second  
8 x l o 3  rad ians  p e r  second 
8 x lo3  rad ians  p e r  second 
17 d B  to 23 d B  Device c h a r a c t e r i s t i c s  i n s u r e  that  
t r e m e s  of 9 Mc to 16 Mc 
Typical  30 Mc meQts - a c c u r a c y  f 2 5  p e r c e n t  
Device c h a r a c t e r i s t - c s  i n s u r e  minimun 4 
T ypi c a  1 Maximum 
Conservative maximum va lues  
Maximum 0 . 0 5  v o l t A o l t  
Typical  300 pV/percent  
Typic a 1 Maximum 
Conserva t ive  maximum va lues  
Typical  400 K 
Maximum 0 . 0 3  pV r m s  
p e r  root  cycle p e r  second 
+ 15 V/ps,  -60 V/ps va lue  within f 25 percent  
Maximum 16. 5 mW value of 16 .5  mW 
G A T I N G  A N D  O F F - S T A T E  C H A R A C T E R I S T I C S  
4 
T u r n- o n  t i m e  
(All  ampl i f ie rs  t es ted  as p a r t  of 
s y s t e m  t e s t s )  
O F F- s t a t e  leakage c u r r e n t s  
(All  ampl i f ie rs  t es ted  as p a r t  of 
1 ni ti a 1 adjus tm e nt ) 
- input 
t input 
O F F- s t a t e  t e r m i n a l  r e s i s t a n c e  
( 3  ampl i f ie rs  t es ted)  
- input 
+ input  
Charge  dump a t  tu rn  OFF 
(AU ampl i f ie rs  t es ted  ind i rec t ly  
a s  p a r t  of s y s t e m  t e s t s )  
- input 
+ input 
O F F- s t a t e  power consumption 
(All  ampl i f ie rs  t es ted)  
output 
output 
output 
I 
Typical  0 . 7  p s  
Maximum 1 . 0  ps 
Typic a1 Maxim um 
15 x 10- lZA 
5 x 1 0 - l Z A  1 0 - l l A  
15 x lo-'% 5 x 10::;; 
5 x 10 
Minim u m  
l o l l  R 
l O l l s l  
5 x lO1ls l  
Maximum 
2 . 5  x 10-11 coulomb 
4 x coulomb 
1 . 6  x 10-1 coulomb 
Maximum 60 pW 
Depends on  conditions a t  turn-on t ime 
Device c h a r a c t e r i s t i c s  i n s u r e  maxi-  
m u m  value of 1 . 1  p s  
Approximately double e v e r y  10°C 
above 25OC. 
fur ther  by be t te r  matching 
Maximum c a n  be reduced 
Conserva t ive  min imum va lues  
Cons e rva t ive  maxi m u m  values 
Conserva t ive  maximum value 
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The approach used to  determine the transfer function of the gated 
amplifier involves the measurement of certain performance character - 
istics which can be related to the open-loop gain and phase over specific 
frequency ranges. 
termination of the complete transfer function as  the combination of 
characteristics in the various ranges, Some of the more important 
measurement techniques a r e  described in the following paragraphs. 
Measurements of this type permit approximate de - 
The drift referred to the input of the amplifier i s  low enough s o  that 
d-c open-loop gain can be measured directly i f  these measurements 
a r e  completed over a short time interval. 
pole in the transfer function can also be determined by direct measure-  
ment. The compensated curves of Fig. 2-14 show that the separation 
between the f irst  two poles in the transfer function i s  more than three 
and one half decades. Therefore, the r i se  time of the open-loop step 
response is controlled by the frequency of the first pole, 
The location of the f irst  
The frequency at which the amplifier open-loop phase shift equals 
and the gain at this frequency can be obtained using frequency- 0 -180 
independent, attenuative feedback. In order to make this measurement, 
the amplifier i s  connected with feedback and the feedback ratio i s  de- 
creased to the smallest value that will sustain oscillation. 
linear -system theory shows that the frequency of oscillation under 
Elementary 
these conditions i s  equal to the frequency at which the open-loop phase 
shift i s  -180° and that the open-loop gain at this frequency is equal to 
the reciprocal of the feedback ratio. 
Time - or  frequency- domain measurements with various feedback 
ratios can be used to determine the transfer  function of the amplifier in  
the vicinity of the cross-over frequency, For  example, assume that 
the closed-loop frequency response i s  measured with a feedback ratio 
of 0 .01.  The corresponding open-loop transfer function can be evalu- 
ated with the aid of a Nichols chart,  but the result i s  only accurate at 
frequencies close to that at which the open-loop gain i s  100. 
These types of measurements can be used to correlate measured 
and predicted behavior, and the details of this correlation a re  explained 
in the following two sections. 
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a i  B. MEASUREMENTS WITH HIGH-IMPEDANCE LOAD 
Four types of measurements which were made on gated amplifiers 
with high-impedance loads a r e  discussed in this section. 
ments and the reasons for selecting these particular measurements a r e  
The measure-  
listed below: 
1. 
2. 
3 .  
4. 
The amplifier open-loop gain and the location of the f irst  
pole in the uncompensated transfer function were measured 
directly. 
loop< transfer function at low frequencies. 
The step response of the amplifier connected for a non-inverting 
gain of 100 was measured. 
mate the uncompensated transfer function near the frequency 
at which the open-loop gain i s  100. 
discussing this connection i s  that i t  i s  used for several  other 
tests  e 
The frequency at which the uncompensated open-loop phase 
shift equals - 180 was measured. This measurement yields 
information about the transfer  function near the frequency at 
which the open-loop gain i s  10. 
The frequency response of a compensated amplifier connected 
for  a non-inverting gain of one was also measured, 
results show how compensation modifies the open-loop transfer 
function of the gated amplifier. 
in the applications described in Chapter IV.  
These results can be used to estimate the open- 
These results can be used to es t i -  
A further reason for 
0 
These 
This connection i s  often used 
The predicted transfer function with a high-impedance load and no 
external compensation is shown as the curves labeled "compensated" 
in Fig. 2-14. 
compensating capacitance that i s  present in the prototype circuits).  
These curves howthat the dominant pole in the transfer function i s  
located at approximately 9 x IO3 radians per second and that all other 
singularities a r e  located at least three and one half decades beyond this 
frequency. The d-c gain predicted by this figure i s  7 . 5  x 10 , There-  
(These curves include the effects of the 1.5-pF s t ray 
4 
, fore, the predicted open-loop response to a step of amplitude A. is 
4 -t/l.O8 10-4 
7 . 5 ~  10 A. (1 - e  ) .  
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Three amplifiers were tested by applying 50-pV steps, The 
measured responses a r e  tabulated below, 
Amplifier 
1 
2 
One -time -constant 
r i se  time 
(seconds) Gain 
4 
4 
7 x  10 
9 x  10 
4 
3 1.2 9 x  10 
Three amplifiers were also tested with feedback that provides a 
non-inverting gain of 100. Figure 3 - 3  i l lustrates this connection and 
also shows the notation used for all circuits that include gated ampli- 
f iers .  * 
plus and minus signs. 
the top of the amplifier, and a r e  left open but not omitted i f  no com- 
pensation i s  used. 
closed by the amplifier, and is  grounded to turn the amplifier ON.  
The gain-of-100 amplifier i s  realized with a feedback network 
Positive -and negative-gain input terminals a r e  indicated by 
The compensating terminals a r e  located toward 
The gate lead is indicated by the symbol I? en- 
which provides 40 dB of frequency-independent attenuation. 
pensating capacitor i s  used in this application. 
diagram for this connection is shown in Fig. 3-4. 
forward path (not shown) because of coupling from the positive -gain 
input of the amplifier directly to the base of Q 
to-base capacitance of transistor Q (Fig. 2-18). It can be shown, 1' 
however, that the effect of this path is negligible for the particular 
configuration illustrated in F ig .  3-3. 
No com- 
An approximate block 
There i s  a second 
through the collector- 5 
The Bode plot of Fig. 2-14 shows that with -40 dB of gain in a feed- 
back network, the cross-over (or  unity-gain) frequency for the amplifier- 
feedback network combination should be 7 x 10 
The slope of the gain curve at  crossover is -6 dl3 per octave, and this 
slope i s  maintained at frequencies from - of the cross-over frequency 700 
6 radians per second, 
* 
Capitol E 's  a re  used for voltages in the block diagrams of this chapter 
and Chapter IV. 
complex frequency. Al l  system voltages a r e  referenced to the ampli- 
fier power-supply ground unless indicated otherwise. 
These variables maybe either functions of time o r  of 
a 
Ein 
, 
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Eout 
Fig. 3-3 Gated Amplifier Connected as Gain- 
of-1 00, Non-Inverting Amplifier 
AMPLIFIER TRANSFER 
FUNCTION FROM 
Eout Ein 
Fig. 3-4 Block Diagram for Gain-of-100, 
Non-l nverti ng Amp1 if i er 
L 
100 mV 
63 O/o OF v 
FINAL VALUE 
t = O  
Fig. 3-5 Step Response for Non-Inverting gain- 
of-1 00 Amp1 ifier - Input = 3.2 mV 
1 
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to 8 times the cross-over frequency. Furthermore,  the phase margin 
at  crossoves exceeds 75 . 
response of the amplifier under these conditions should be indistinguish- 
able from that of a similarly coTected amplifier with an open-loop 
transfer function equal to 
0 Linear-system theory shows that the step 
7 x 10 
S 
The transfer function of the non-inverting gain-of- 100 amplifier 
if this approximation is used for the open-loop gain, 100 is 
The amplifier should therefore exhibit a step response which is a 
f i rs t  order with a one-time-constant r i se  time of 140 ns .  The three 
amplifiers which were tested with this type of feedback all displayed 
e s senti ally identic a1 r e  s pons e s typi fie d by the os c ill o s c ope photo graph 
shown as  F i g .  3-5. 
compared to a true exponential because of additional poles in the t rans-  
fer function. 
i s  120 ns.  
1.4 1 0 - ~ ~ + 1  
The photograph shows a somewhat delayed s ta r t  
The one -time-constant r i se  time from this photograph 
Another test  was performed to determine the frequency at  which 
the open-loop phase shift i s  -180° and the gain at this frequency, 
Figure 2-14 shows that the amplifier phase curve passes through -180° 
at 
gain at this frequency i s  20 dB. Thus, if frequency-independent 
attenuative feedback i s  used, the amplifier should oscillate at 6 x 10 
radians per second with a -20-dB feedback network. 
w = 6 x l o 7  radians per second, and that the amplifier open-loop 
7 
In order to verify this oscillation condition, two compensated 
attenuators were constructed with attenuations of 17 dB and 23 dB. 
These attenuators a r e  resistive dividers which a re  padded with capaci- 
tors  (taking into consideration the amplifier input capacitance) in order 
to yield frequency-independent attenuation when connected to the ampli - 
fier.  Four amplifiers were tested,  All oscillated at frequencies from 
a 
7 5 x 10 radians per second to 6 x lo7  radians per second with the 17-dB 
network; none oscillated with the 23 -dB network. 
The unity-gain non-inverting connection, shown in Fig. 3-6 is of 
particular interest because of frequent use in applications, 
obtain a well-damped transient response with unity feedback i t  i s  neces- 
sa ry  to use a 22-pF compensating capacitor. The reason for the 150-pF 
load capacitor is explained below, 
In order to 
The analysis of Chapter 11, Section M, 
i 
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22 pF 
Ein 
Fig. 3-6 Non-Inverting Gain-of-1 Amplifier 
12 ' 
- 
6 .  
PREDICTED 
OPEN-LOOP GAIN- 
I 
CLOSED-LOOP GAIN 
I 
- 
0 
PREDICTED 
CLOSED-LOOP GAl N \ 
-6 
- 
-12 
-18 - 
10' 
w (RADISEC) 
'ED 
DP PHASE - 
1 o8 
Fig. 3-7 Predicted and Actual Gain vs. Frequency for 
Non-Inverting Gain of 1 Amplifier 
-180 
CI 
0 
Q) 
U 
Y 
-8- 
-270 
a 
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shows that the amplifier open-loop transfer  function with a 22-pF com- 
pensating capacitor is 
4 out 7 . 5 x  10 E 
Ed = (1.6 5x1 0- 3s t1)(2,2xlO- 9s tl f( 5x10- s t 1)( 3 . 2 ~ 1 0 - ~ s  tl)( 8x10- Os t 1) 
An accurate Bode plot of this function in the vicinity of the unity- 
gain frequency i s  shown in Fig. 3-7 a s  the curves labeled "predicted 
open-loop gain." The curve labeled "predicted closed-loop gain," which 
was obtained with the aid of a Nichols chart,  indicates the expected 
frequency response for the amplifier shown in Fig. 3-6. 
frequency response for the amplifier illustrated in Fig. 3-6 (including 
the load capacitor) is also shown in  Fig. 3-7. 
by direct measurement with a 50-mV peak-to-peak input signal, 
The measured 
This curve was obtained 
If this amplifier i s  tested without the 150-pF load capacitor con- 
nected, a rather strange transient condition i s  observed, 
with a r i se  time of less  than 10 ns is applied to the amplifier, the 
basic structure of the response is  consistent with the plotted frequency 
response, but a high-frequency component i s  superimposed on the 
transient. The frequency of this component varies from 30 Mc to 
100 Mc depending on the actual test configuration used. 
closed-loop response shows that no transient should contain any signifi - 
cant components beyond approximately 1 O8 radians per second, since 
the closed loop-gain should be l ess  than -6 dB at all frequencies above 
thi s . 
If a step 
The predicted 
It i s  not possible t o  demonstrate the reason for this ringing with 
the analysis of Chapter 11, but additional investigation indicates that 
several factors contribute to i t :  
1. The instrumentation i s  involved, 
s trate,  since the type of ringing present on the transient can 
be drastically altered by changing ground connections, "hand 
waving" in the vicinity of the pulse generator (not the ampli- 
f ier) ,  touching any part of the system ground, etc. Further-  
more,  the ringing is present between two separate points in 
the ground system. The ringing becomes smaller if a one- 
shot multivibrator, constructed on an interface board and 
This is quite easy to demon- 
a 
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mounted in close proximity to the amplifier, i s  used as the 
pulse source, since this reduces the length of ground con- 
nections. 
2.  The output lead inductance i s  also involved, 
3, The ring frequencies are,  in many cases,  above the gain- 
bandwidth product of the transistors used in the output stage, 
and i t  is known that this leads to modes of operation not pre-  
dictable from the transistor model used. Furthermore,  any 
transient large enough to be observed changes the emitter 
resistances of these transistors drastically. 
While this ringing causes no severe problems (an actual instability 
has never been observedait i s  somewhat annoying. 
by connecting a small capacitor to the output. 
gain at the ringing frequencies, but does not change performance at  
lower frequencies. 
used routinely in system design, 
It can be eliminated 
This capacitor reduces 
A 150-pF capacitor at  the amplifier output i s  
This concludes the discussion of tes ts  which were performed on the 
amplifier with high-impedance load. 
predicted and measured performance agree under all conditions tested. 
The measurements indicate that 
C .  MEASUREMENTS WITH LARGE CAPACITIVE LOAD 
Gated amplifiers a r e  frequently used in sampling applications, and 
a large capacitive load i s  connected to the amplifier in these applications. 
The performance of the amplifier with a load consisting of a 1-pF 
capacitor in ser ies  with a 2.7-52 resistor  and with a 15-pF compensating 
capacitor i s  predictable from Fig, 2-16, the amplifier open-loop t rans-  
fer function under these conditions. 
is used i s  shown in Fig.  3-8. 
The amplifier connection which 
The open-loop transfer function predicted in Chapter 11, Section 0, 
for  the amplifier with this load and compensation i s  
7 . 5 ~ 1 0  4 (2.7xlO-'s+l) out - E - 
Ed (7.5 ~ l O - ~ s - k 1 ) ( 3 . 7 5  x 10-5stl) 
. .  
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15pF 
Ein 
W 
3 
I- - 1  
-I 
a 
W > - 
k 
-I 
w 
CI: 
0 
Fig. 3-8 Non-Inverting Unity-Galn Amplifier with Large Capacitive Load 
I I I I I I I I I I I I 1 
I I I I I I 
0 1 2 3 4 5 6 7 8 9 10 
TIME -+ 
Fig. 3-9 Predicted Step Response for the Circuit of Fig. 3-8 
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" 1  With unity feedback as  shown in Fig. 3-8, the corresponding closed- 
loop transfer function i s  
- -  out - 
E 
2 . 7  x l O - ' s t l  
- 12 2 in 3.75 x 10 s t 2.8 x l O - ' s t l  E 
The characteristic equation i s  second order with a natural frequency of 
5.15 x 10 
function is easily evaluated in the time domain, and the predicted r e -  
sponse to a unit step i s  shown in Fig. 3-9.  
5 radians per second and a damping ratio of 0 . 7 ,  This transfer 
The oscilloscope photograph of Fig. 3-10 shows the measured r e -  
sponse of the amplifier to a 400-pV step input. This input amplitude 
i s  small enough to insure linear-region operation, and i t  can be seen 
that Fig. 3-10 agrees with the predicted step response, 
Figures 3-1 l a  through 3 - l l d  indicate the variations in step r e -  
sponse as  the signal amplitude i s  increased, and these follow the 
general relationship predicted in Chapter 11. 
amplifier displays a shorter r ise time and better damping as  a result 
of the gain increase (in a describing-function sense) associated with 
large signals. 
at small signal levels to less  than 200 ns when a 0.4-volt step i s  ap- 
plied. 
The step response of the 
1 
i 
Note that the amplifier r i se  time decreases from 4 ps 
Figure 3 - l l d  shows the response of the amplifier to a 4-volt step 
input. 
voltage increases rapidly to approximately 1.5 volts, and during this 
time interval the capacitor voltage remains zero. Therefore the output 
current is 1 .5  volts divided by 2 . 7  C2 or 500 mA.  This value is con- 
sistent with the slope of the curve (0. 5 volt per microsecond) following 
the initial r i se .  
voltage approaches t 4  volts since the current gain of the output t ran-  
s is tors  decreases as  the collector -to-emitter voltage becomes smaller ,  
Under similar drive conditions, a negative step input results in somewhat 
lower output current (300 mA)  as  predicted in Chapter 11. 
Current limiting i s  evident in this figure. The amplifier output 
The output current decreases slightly as the output 
The photographs shown in Figs. 3-10 and 3-11 indicate that the 
amplifier response remains well damped for inputs which cause the 
current  in the output t ransistors to increase as  much as three and one 
'I 
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200 pv-j- 
7- Fig. 3-10 Measured Response of Circuit of Fig. 3-8 to 400- p V  Step 
I I I  
t = O  ' -4 I c lps  
Fig. 3-lla 4-mV Step Input 
Fig. 3-llb 40-mV Step input 
I 0.5~ s t = O  
Fig. 3-1 I C  0,4-V Step Input 
0.2 p s I 
t = o  
2vTL 
Fig. 3-1 Id 4-V Step Input 7- 
Fig. 8 - 1 1  Measured Response of Circuit of 
Fig. 3-8 to Large Steps 
.~ 
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half decades from i ts  quiescent value. 
possible input signal is the reason for choosing the particular f o r m  of 
compensation used with large capacitive loads. 
This type of response to any 
The measurements presented in the photographs a r e  somewhat d i f -  
ficult to make because step inputs in excess of 500 pV cause signifi- 
cant deviation from linear-region behavior, The only high-gain oscillo- 
scope preamplifier available at the time of the tests  had a maximum 
sensitivity of 1 m V  per cm, and at this sensitivity the bandwidth is  
only 0 . 3  Mc, a value insufficient for required measurements, This 
problem was circumvented by using a gated amplifier connected for a 
non-inverting gain of 100 as  a preamplifier. 
connection exceeds 1 Mc which i s  adequate. 
The bandwidth in this 
There is some leading-edge ringing evident in Fig, 3 - l l b ,  and 
this ar ises  from grounding problems. 
the lower level inputs, but the limited bandwidth of the gain-of-100 
amplifier prevents its observation. For Fig, 3 -  1 lb  and subsequent 
photographs, the signal amplitude was large enough so that the gain- 
of-100 amplifier could be eliminated. 
The ringing i s  also present for 
i 
The las t  two sections of this chapter have indicated the results of 
tests which were used to determine the gain vs.  frequency character- 
istics of the gated amplifier under certain conditions. Two important 
results a r e  evident from these experiments: 
1 a The measured and predicted amplifier characteristics agree, 
at  least  under the conditions tested. 
method of analysis used, which admittedly involved a number 
of approximations, adequately models the amplifier in the ON 
state and can be used a s  an aid to selecting compensation for 
varying conditions of load and amplifier closed-loop gain. 
It is concluded that the 
2 .  The amplifier can be compensated to provide stable, well- 
damped performance under varying conditions of load and 
closed-loop gain. This feature is of paramount importance 
s o  that the amplifier can be easily tailored for use in many 
applications. 
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D,  DRIFT REFERRED TO THE INPUT 
The voltage drift referred to the input limits the accuracy of any 
d-c amplifier. 
the ON state is defined in t e rms  of the following experiment, 
amplifier is operated open loop with both inputs grounded, and i s  
initially balanced s o  that the output is also at  ground potential, Some 
operating condition such as temperature o r  supply voltage is changed 
and as  a result of this perturbation the output voltage changes. 
d-c signal i s  applied to either input, and the magnitude of this signal 
adjusted until the output is again equal to zero volts. The magnitude 
The dTift referred to  the input of the gated amplifier in 
The 
A 
of the input signal is then by definition the drift referred to the input. 
A more practical technique which can be shown to yield an identical 
value involves operating the amplifier at  some high closed-loop gain 
(the non-inverting gain-of-100 connection shown in Fig. 3 - 3  was used 
for tests) .  
measured change in output voltage by the closed-loop gain. 
The drift referred to the input is obtained by dividing the 
Manufacturers often specify drift referred to  the input vs.  tempera- 
ture on a per -degree-centigrade basis, but such specification is some - 
what ambiguous e 
for small temperature variations, and for  this reason the specified 
figure i s  obtained by dividing the difference in drift at  two temperatures 
which differ by a large amount by the temperature change, 
ment procedure is questionable, since drift and temperature a r e  not 
necessarily linearly related over the temperature range used for the 
me as  ur e me nt 
The actual variation cannot be measured accurately 
This measure-  
A measurement technique which circumvents this shortcoming is 
used for stating gated-amplifier drift. 
changed from -25OC to +75OC, and the maximum drift referred to the 
input measured for the two temperature ranges of -25OC to +75 CP and 
O0Cto+5O0C. These two values are  presented directly and assure the 
system designer of a maximum drift figure over a particular tempera-  
ture range. 
The temperature i s  slowly 
0 
The drift referred to  the input vs. temperature was measured for 
all six of the amplifiers, since this measurement i s  necessary for  
temperature compensation. 
general characteristics shown in Fig. 3 - 1 2 .  The curve i s  symmetrical 
All  amplifiers displayed a curve with the 
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and approximately parabolic about a temperature 
temperature, and this type of variation results from the temperature 
compensation used in the amplifier. 
ence to Fig. 2-18. 
f irst  stage, nearly all of the amplifier drift ar ises  from variations in 
operating point of transistor Q with temperature. Assume that the 
voltage across diode D 
to-emitter voltage of Q5. 
these junctions wi l l  be matched, since the temperature coefficient of 
a silicon junction operating at  constant current is related to the forward 
voltage by 
which I call the valley 
This curve i s  explained with refer-  
Because of the balancing technique used with the 
5 
in Fig. 2-18 is exactly matched to  the base- 5 
As a result,  the temperature coefficient of 
v f - 1 . 2  
at - T 
dVf - -  
dT 
temperatures of interest.  
the diode o r  transistor junction and T i s  the absolute temperature. 
(The assumption of equality of diode and transistor junction voltage is 
not essential but does simplify the development without altering any 
e s sential features a ) 
In this equation, V i s  the forward voltage of f 
With this simplification, the drift  mechanism can be modeled a s  
shown in Fig. 3-13. 
to-emitter voltage of Q5 a re  matched by those of D5, the transistor 
shown in Fig. 3-13 i s  assumed to have zero base-to-emitter voltage. 
The resistor  shown in Fig. 3-13 represents 
Fig. 2-18. It can be seen from Fig. 3-13 that the condition for zero 
drift is that 
Since i t  has been assumed that variations in base- 
in R3A 4- R3B -I- R3C 
dIB -1 dvf - - -  
R dT - dT 
If the gain of the first stage i s  considered, the rate of change of drift 
with temperature i s  
&drift dT = -1000 ( -  1 dvf dIB 
R X-m) 
The characteristic drif t  curve shown in F ig .  3-12 can be explained 
from this equation, The value of R i s  typically 30 K and the temperature 
i 
a 
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coefficient of the diode i s  typically -1.6 mV/OC, and this coefficient i s  
temperature independent, 
ture compensation i f  - =: -0.054 pA per degree centigrade, dT 
This combination results in perfect tempera- 
a B  
The variation in base current with temperature for a transistor 
operating at  constant collector current cannot be easily predicted from 
i s  always transistor parameters,  but measurements indicate that - 
negative and that the magnitude of this quantity generally decreases with 
increasing temperature. In the example illustrated by Fig. 3-12, the 
valley temperature i s  the temperature at which - = 0,054 pA/OC, 
becomes smaller ,  re - At higher temperatures, the magnitude of - dT 
sulting in a positive slope for the drift vs .  temperature curve shown in 
Fig. 3-12, while at lower temperatures the magnitude of - becomes 
larger ,  resulting in a negative slope. 
dIB 
dT 
dIB 
dT &B 
dT 
F o r  a particular t ransistor ,  the valley temperature can be changed 
by changing the diode forward voltage and thus i t s  temperature coefficient, 
A diode with a lower temperature coefficient yields a higher valley temper- 
ature. In practice, the valley temperature i s  adjusted to equal the ex- 
pected operating temperature, so  that variations in temperature cause 
minimum drift variation. 
I 
The actual value of drift referred to the input at any temperature 
can also be varied by changing R in Fig. 2-18, and this is adjusted s o  
that equal positive and negative drifts a r e  obtained over the expected 
operating temperature range 
to 25OC. 
from all six amplifiers) shows that with this valley temperature the 
maximum magnitude of the drift r e f e r r ed  to the input can be limited to 
l e s s  than *lo0 pV over a O°C to +5OoC range and to less  than *300 pV 
over -25OC to t75OC range. 
3 
The six amplifiers were compensated for valley temperatures d o s e  
The curve shown in Fig. 3-12 (which is an averaged curve 
Absolute maximum limits,  which include variations in the valley 
temperatures of the amplifiers, variations from amplifier to amplifier 
because of differences in transistor characteristics,  and an allowance 
for measurement uncertainties a re  *250 pV from O°C to +50 C and 
*750 pV from -25OC to t75OC. 
0 
Another important component of input drift a r i ses  from changes in 
supply voltages. The cri t ical  changes a r e  the difference between the 
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-9 volt and -12 volt supplies and the difference between the t7 volt 
and t9 volt supplies. 
-9 volt and -12 volt supplies will result  in  a change in current through R 
in Fig, 2-18 of 3 x 
compensate for this change is (4r ) ( 3  x 10-5AVl) o r  0 .03 AVl since 
r 
changes in either the -9 volt or -12 volt supply is 0.03 volt/volt. 
s imilar  calculation predicts a sensitivity to changes in  either the t7 
volt or t9 volt supply of 0 .05  volt/volt. 
experimentally verified to within measurement e r r o r s .  
A change of AV, in the difference between the 
3 
AV,. The input voltage change required to 
e l  
z 250 S2 a Therefore, the coefficient relating input drift to individual e l  
A 
These sensitivities have been 
These figures are  higher than might be desired. For  example, 
in order to keep input drift because of power-supply variations equal to 
typical temperature drift over a O°C to+50°C temperature range, the 
power supply voltages must be stable to *2 m V  or less, 
a supply with this stability is possible, it is somewhat difficult, 
While designing 
There is one additional factor in the gated-amplifier design which 
relaxes this requirement, Typically, multiple -voltage power supplies 
a r e  constructed using a single reference element and a number of regu- 
lators .  
drift but the reference element (normally, at least  in  a space system, 
a zener diode without a temperature-stable enclosure) is relatively 
unstable. 
The regulators themselves can be made to  exhibit very low 
The usual result of a reference-voltage variation is an equal per-  
This type of voltage variation centage variation in all output voltages. 
cancels quite effectively in the gated-amplifier circuit. 
for drift refer red  to the input for equal percentage variation in all 
supply voltages is 300 pV/percent. 
bility to 0 .3  percent, which is readily available, reduces input drifts 
f rom this cause to l e s s  than 100 pV. 
A typical value 
Thus power supply reference sta- 
E. INPUT CURRENT AND INPUT RESISTANCE 
ON-state input current  is compensated by transis tors  Q and Q4 3 
(Fig. 2-18) and the compensation is varied with temperature by means 
of a thermistor network. The difference between the current 
by the input t ransis tors  and that supplied by the compensating 
s is tors  is the input current.  
3 
re qui red 
t ran-  
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Input current at zero input voltage i s  measured by connecting a 
large feedback resistor  between the amplifier output and the negative- 
gain input. 
directly with a low-impedance electronic ammeter. 
is  equal to the negative-gain input current  multiplied by the feedback 
resistor .  
, 
I The current at the positive-gain input can then be measured 
The output voltage 
The input-current variation with temperature was measured for  
three amplifiers, 
at either input is limited to *5 nA over the temperature range of O°C 
to t5OoC, and to *15 nA over the -25OC to f75OC range. Maximum 
input currents,  which include variations from amplifier to amplifier 
and an allowance for measurement uncertainties, a r e  twice typical 
value s , 
These measurements show that typical input current 
Uncompensated input current to Q or Q 1 2 is approximately 250 nA, 
and measurements indicate that this value changes from 450 nA at  -25OC 
t o  150 nA at t75OC. Thus the temperature compensation reduces the 
measured variation to approximately 10 percent of i t s  uncompensated 
value. 
Input current also changes because of changes in supply voltage. 
i These changes a r e  on the order of 0 . 1  nA per m V  of supply voltage change, 
and therefore a r e  negligible in most applications. 
One further input-current Component ar ises  f r o m  finite amplifier 
input resistance. 
sistance between the bases of Q 
sistanee from either base to ground equal to r (Both input t ran-  
sistors a r e  assumed identical. ) 
mately 400 K contributes negligibly to input current,  since the voltage 
across this resistance must be less  than 0 1 mV when the amplifier 
i s  operating linearly. 
contribute a significant input current,  however, since any input common- 
mode voltage appears across  this resistance. 
f rom 150 M to 300 M so  that an additional input-current component as  
high as  25 nA can result from this effect. 
The input resistance consists of two terms,  a r e -  
and Q2 equal to 4Plrel ,  and a r e -  1 
c l  * 
The inter-base resistance of approxi- 
The resistance from either base to ground can 
Measured values range 
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F COMMON -MODE REJECTION RATIO 
The common-mode rejection ratio i s  by definition the ratio of the 
amplifier open-loop gain observed for a differential signal (the two 
amplifier inputs a r e  supplied with equal-magnitude, opposite -polarity 
signals) to the amplifier common-mode gain (both inputs a re  supplied 
with identical signals). A finite common-mode rejection ratio causes 
e r r o r s  when an amplifier is operated with signals applied to both inputs, 
The common-mode rejection ratio can be calculated by computing 
the net change in current introduced at  the node including the base of 
Q5 as a result of applying a common-mode signal and multiplying this 
current by 4re1 to determine the differential input signal required to 
offset the common-mode signal. The ratio of common-mode signal to 
differential signal is the common-mode rejection ratio, 
is assumed for  purposes of calculation,any common-mode signal can 
be chosen, and one volt i s  used for convenience. 
Since linearity 
A one-volt common-mode input increases the current into the 
I ,  I 
B 
base of Q5 by - amp due to the collector-to-base resistance of 
Q,. The collector current of Q i s  reduced by 
half this change appears at the node including the %ase of Q5. 
related to  the reverse generator of Q is negligible. One further source i 
of common-mode gain ar ises  from non-equal reverse generators of 
t ransistors Q, and Q2. 
amp and one c l  
r I 
7 !) 
7 
The change 
I 
7 
In the experiment where one volt i s  applied to 
the bases of Q, and Q2, the current change introduced at  the node in- 
cluding the base of Q5 i s  @1 - P2) 
4re1 ' 
The two predominant effects a r e  those related to the collector-to- 
base resistance of Q 
reverse generators. 
5 M, and a one-volt positive common-mode input decreases the current 
and to  
The collector -to-base resistance of Q7 is  typically 
nonequal magnitudes of the Q, and Q2 7 
at  the node including the base of Q 
The magnitude of the reverse-generator coefficient, p, for six 2N3799's 
was measured under conditions approximating those of the gated-amplifier 
circuit.  
4 x 10 
polarity of at most 0 . 2  pA f o r  a one-volt common-mode input signal, 
by 0 .  1 pA because of this resistance. 5 
-4 The minimum and maximum values observed were 2 x 10 and 
-4 . This range of values contributes a current change of either 
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1 
It i s  concluded that the minimum ratio of differential gain to common- 
3 mode gain should be 3 x 10 
tested by first measuring differential open-loop gain (as explained 
earl ier  in this chapter), and then dividing by the common-mode open- 
loop gain (measured by an analogous method). 
ratios were 5 x 10 :1, 10 :1, 1 .5  x 10 :1 and 10 : l .  
(since 4re1 = 1 K). Four amplifiers were 
The measured rejection 
3 4 4 5 
G. EQUIVALENT INPUT NOISE VOLTAGE 
The noise inherent to an amplifier can be specified in various 
ways. 
gated amplifier is the equivalent input noise voltage. 
It wil l  be shown that the most useful quantity in the case of the 
The noise voltage is  defined as  follows. Assume that an amplifier 
with a gain G and an effective noise bandwidth of W i s  tested with 
both inputs grounded. 
gaussian noise with an amplitude equal to A volts rms per root cycle 
per second is connected to the input, and the amplitude i s  adjusted until 
the noise at the output of the amplifier increases by 3 dB. 
tude of A. i s  then the equivalent input noise voltage, 
A noise -voltage source that produces white, 
0 
The magni- 
N-  
U 
It  can be shown that,the value can also be obtained as  A. = - , 
G .Jw 
where No i s  the r m s  voltage measured at the amplifier output with the 
inputs grounded. Noise measurements were made operating the ampli - 
fier open loop, and under these con+tions the transfer function of the - - 
amplifier i s  approximately lo" (see Section B of this chapter).  
1 0 - ~ ~ + 1  1 1 
i s  A 47 * The effective noise bandwidth for  the transfer function 
Therefore, the equivalent input noise voltage per root cycle per second 
i s  the r m s  output voltage divided by 4 x 10 . 
T S t  1 
6 
The output noise voltage could not be measured directly with an 
rms  volt meter  because of a large component located at the pawer-line 
frequency. 
obviously not attributable to the amplifier itself. The Itquasitt peak- 
to-peak value, exclusive of the component at the line frequency, was 
measured by using an oscilloscope triggered f rom the line and observing 
the output noise with a rapid time sweep. It is generally agreed that the 
value measured this way i s  five to six times the rms value. 
This component results from improper shielding and is 
Based on 
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this relationship, the equivalent input noise voltage measured for three 
amplifiers was l ess  than 3 x 
figure includes a factor for measurement uncertainty, ) 
volt rms per root cycle, (This 
Actually, this figure is somewhat pessimistic. The noise gener- 
ated by the amplifier is not flat in the frequency band covered by this 
experiment. Furthermore, the noise will be lower in any equivalent- 
width frequency band located at higher frequencies, since transistor 
l / f  noise predominates in the frequency spectrum covered in this 
experiment. 
The equivalent input noise voltage can be converted to an equivalent 
noise resistance; that i s ,  the value of an ideal resistor  which would 
supply the same noise voltage a t  room temperature, 
equivalent noise resistance i s  50 K for the gated amplifier, 
gated amplifiers a r e  never used with source resistances in excess of 
5 K in normal applications, the equivalent input noise voltage of the 
amplifier will always predominate over any noise voltage contribution 
from source impedances. Therefore i t  is possible to state that in any 
intended gated-amplifier application the equivalent input noise voltage 
will be less  than 3 x 
The value of this 
Since 
volt rms per root cycle, 
H. GATING CHARACTERISTICS 
Three characteristics related to gating a re  discussed in this section. 
These include: 
1. Turn-on time 
2 .  Turn-off time and charge dump 
3 .  OFF-state terminal currents and resistances, 
A gating pulse that switches from t9 volts to ground (ON) o r  ground 
to  t9 (OFF) in l ess  than 10 ns  was used for all tes ts .  
A maximum turn-on time (time for the amplifier to become active 
following application of a turn-on pulse) of 1.1 ps was predicted in 
Chapter 11. 
to bring certain amplifier nodes to the voltages necessary for active 
operation, apd indicated that the turn-on time should be a function of 
applied voltages at the time of gating. 
This estimation involved calculation of the charge required 
The amplifiers have been tested 
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in many configurations as part of system tests,  and observed turn-on 
times never exceed 1 ps, with a typical value of 0 . 7  ps, Fu 
a high degree of uniformity in this parameter exists among various 
amplifiers. With identical feedback networks and initial conditions, 
the turn-on times of any two amplifiers a re  matched within 10 percent, 
This feature can be used to  advantage in the design of certain systems, 
as  will be shown in the following chapter. 
In contrast to turn ON, turn OFF is an essentially instantaneous 
process. 
the turn-off transient, a low level 
l ess  than 20  ns  i s  observed and the amplifier i s  OFF  immediately after 
this time, 
the application of the rapid pulse to  the amplifier. 
particular terminal, defined as  the integral of the terminal current during 
the turn-off transient, i s  the only meaningful parameter in this case ,  
If any of the three amplifier terminals a r e  monitored during 
(= lo  m V )  noisy signal lasting for 
This same type of signal i s  present on ground because of 
Charge dump at a 
The accurate measurement of this quantity i s  difficult. 
technique used involves connecting a capacitor to the terminal of interest 
and measuring the voltage change at  turn OFF.  
supplied by any terminal during the turn-off transient i s  small, these 
capacitors must be small (=lo00 pF) and e r r o r s  due to leakage paths 
and dielectric absorption tend to mask any voltages caused by amplifier 
charge dump. 
which leaves any terminal at turn OFF must be l ess  than 5 x 10 
coulomb, and that the values predicted in the last  chapter (2. 5 x 
coulomb at the negative-gain input, 4 x 
gain input, and 1.6 x 
se rvative maximum value s. 
The basic 
Since the net charge 
These measurements show that the maximum charge 
-11 
coulomb at  the positive- 
coulomb at  the output) a r e  probably con- 
The magnitudes of OFF-state leakage currents  present at the various 
terminals,  at least  at room temperature, a r e  related to the closeness to 
which components a r e  matched, 
between the leakage current of D 
The output current  is the difference 
16 and D17 (Fig. 2-18). Both of these 
diodes a r e  selected for  room-temperature leakage current under 10 - l  l A ,  
By matching i t  should be possible to reduce the difference to l ess  than 
10-12A, but matching to this level becomes somewhat academic, since 
leakage paths present on the circuit board contribute currents of this 
-104- 
magnitude, 
Direct measurements show that the leakages for  diodes D 
output leakage current  of all of the amplifiers is l e s s  than 5 x 10-12A. 
In the case of OFF-state input current,  matching is important be- 
cause of the relatively high leakage current  (typically l 0 - l o A )  of the 
input t ransistors.  
Q j  and Q4, but this i s  negligible. 
compensate the OFF-state input current,  and the resultant value is 
typically reduced to l ess  than 2 x 10-l1A at either input, 
Accordingly, no particular attention was given to matching 
17’ and D 16 
There i s  also a leakage-current contribution from 
Diodes D3 and D are selected to 4 
Theory predicts that leakage current  of a silicon junction should 
0 approximately double every 10 C, and thus OFF-state currents (which 
a r e  differences between leakage currents)  should follow this relation- 
ship, 
fiers as a function of temperature. 
somewhat less than those predicted by the exponential relationship, and 
this probably reflects the fact some significant fraction of output 
current  i s  a result of s t ray  leakage paths. Input currents followed the 
predicted relationship from 10°C to 6OoC. Below 10°C input currents 
became too small to permit accurate measurement, and tended to a s -  
sume fixed values of l e s s  than 10-1 ‘A, again probably because of board 
leakages, 
averaging a factor of 50 increase f rom the 25OC value a t  75OC. 
The three OFF-state currents were measured for two ampli- 
The output-current variations were 
Above 6OoC the input currents increased more rapidly, 
: .  
The shunt resistance to ground at  the three amplifier terminals 
with the amplifier OFF was also measured. 
resistance of the reverse-biased diodes connected to the particular 
terminal, in parallel with any resistance due to board leakage, 
measurements showed resistances greater than l o 1  
to ground, and greater than 5 x 10”Q from the output to ground, 
This represents the dynamic 
These 
from either input 
I.  NONLINEAR PERFORMANCE 
The two characteristics discussed in this section a r e  maximum output 
current and maximum slewing rate.  
All amplifiers were tested for maximum output current  by measuring 
step response with large capacitive loads. 
or positive) output current  exceeds 200 m A  at any output voltage be- 
tween *4 volts. 
Maximum (either negative 
Typical maximum positive output current is 450 mA, 
- .  -105- 
while maximum negative output current averages 300 m A .  These values 
a r e  consistent with operating current levels and transistor current gains, 
Maximum slewing rate i s  defined as the maximum time rate of 
change of output voltage for a large differential input signal, 
determines the limits of linear -region performance under conditions of 
high-impedance load, 
This value 
Capacitors in the amplifier limit slewing ra te ,  In many appli- 
cations the compensating capacitor dominates and the rate limit can be 
predicted with the aid of Fig. 2-  18. 
from the quiescent operating current level that can be caused at base 
Q 
compensating capacitor is used, equilibrium i s  reached when the rate 
of change of output voltage (which appears across the compensating 
capacitor) causes a capacitor current equal to the & l o 0  pA supplied to 
the base of Q5. 
volts per second where C 
tor expressed in farads. F o r  example, a 20-pF compensating capaci- 
tor (a  value typically used in low-gain applications) should limit slew- 
ing rate t o  five volts per microsecond, 
10 percent to 15 percent lower than predicted values because of cur -  
rent requirements at nodes other than the base of Q 
Note that the maximum change 
as  a result of a large differential input signal i s  * l o 0  pA, If a 5 
10-4 Thus, maximum output slewing rate should be -
C 
C 
i s  the value of the compensating capaci- 
C 
Measured values average 
5' 
This relationship i s  valid for  negative -going output voltages even 
for  no external compensating capacitor, in which case slewing rates of 
50 to 70 volts per microsecond a re  obtained. These approximate the 
predicted value fo r  a 1.5-pF compensating capacitor and such a capaci- 
tor i s  always present because of s t ray capacitance. 
Positive-going output slewing rate i s  limited to approximately 
15 volts per microsecond by current limiting at  the node including the 
base of Q 
going outputs i s  160 pA (the collector current of Q ), and the total 
node capacitance is  11 pF. 
The maximum current available at  this node for  positive- 
9' 
8 
J POWER REQUIREMENTS 
A primary objective of the amplifier design i s  minimization of 
amplifier power requirements. 
the gated amplifier allows significant power economy on a system level 
While i t  i s  t rue that the flexibility of 
a 
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I 
through operation in a mode with amplifiers O F F  most of the time, 
this type of operation at  best yields an average power requirement for 
a particular amplifier which i s  the amplifier ON-state power multiplied 
by the amplifier duty factor. 
power consumption a re  evident. 
The advantages of minimum ON-state 
Table 3- 2  summarizes both ON- and OFF-state measured power 
requirements of the gated amplifier. 
relates the ON-state currents  required from the various power sup- 
plies to quiescent currents in different parts  of the circuit. The values 
shown in this table a r e  average values for all six amplifiers, and ON- 
state currents a r e  all within lt20 percent of the values shown. Total 
ON-state power i s  within kt10 percent of 15 m W  for all six amplifiers. 
There i s  somewhat greater variability of OFF-state currents ,  but in 
all cases OFF-state power i s  less  than 60 pW and this value averages 
l e s s  than 50 pW. 
A column i s  included which 
OFF-state current  from the t 9  volt, t 7  volt, and -7 volt supplies 
consists mainly of electrolytic decoupling-capacitor leakage current ,  
This current is larger  for the *7 volt supplies (typically 0 .5  pA) than 
for the t 9  volt supply (typically l e s s  than 0 . 1  pA) since two capacitors 
a r e  used on each 7-volt supply and these capacitors a r e  larger  value 
and a re  operating closer to rated voltage than other capacitors in  the 
circuit.  
The OFF-state current provided by the -12 volt supply, which re-  
enters  the -9 volt supply in such a direction as  to deliver power to  this 
supply, i s  the current flowing through the temperature -compensating 
network including the two thermistors.  
braically summing OFF-state power consumption at various voltages 
i s  determined by system considerations. 
if the average power required from the -9  volt supply i s  positive, 
most systems, amplifier ON-state power consumption o r  ancillary- 
circuit requirements insure this situation. 
Note that the validity of alge- 
This approach i s  valid only 
In 
While the OFF-state power consumption i s  low enough to contribute 
negligibly to average power consumption in most cases ,  it i s  possible to 
find certain applications where it i s  objectionable. 
input-current compensating network can be removed if the resulting 
increase in ON-state input current i s  tolerable. 
In these cases  the 
This results in typical 
a 
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OFF-state power consumption under 15 pW. 
increase the resis tor  and thermistor values used in the temperature- 
compensating network. This was not done in the amplifier discussed 
here, primarily because thermistors with appropriate characteristics 
were not available. 
units designed i f  necessary. 
another possibility. 
Another approach is  to 
However, it should be possible to have special 
Gating the thermistor network is still 
It i s  emphasized that the ON-state supply currents  listed in Table 
3 - 2  represent quiescent (or no-load) values. 
to a load, the current required from either the +7 volt o r  - 7  volt supply 
increases by an amount equal to the magnitude of the output current and 
the currents  required f rom other supplies a r e  al tered slightly. 
this reason the calculation of average power consumption becomes 
somewhat more involved when gated operation is used, particularly 
when high peak output currents  are required for capacitor charging, 
Methods for calculating average power under these conditions a r e  de- 
veloped in Chapter IV. 
If any current  is  delivered 
For  
The gated amplifier ON-state power requirements represent a 
1 significant improvement in  state -of-the-art in themselves. 
in the next section that this represents at least an order of magnitude 
improvement in power consumption compared with commercially- 
available operational amplifiers which have performance characteristics 
similar to those of the gated amplifier i n  the ON-state. 
the compromises made in the gated-amplifier de sign, particularly 
those which increased the number of components i n  order to lower power 
consumption, a r e  justified for an amplifier intended for use in space. 
It is shown 
In this sense 
K. COMPARISON WITH OTHER AMPLIFIERS 
The gated amplifier is a highly specialized circuit  in  the sense that 
the design procedure was tailored toward minimizing power consumption 
and toward enhancing the versatility of the circuit when used as a 
system component. 
several  design techniques which a r e  valuable for the design of general- 
purpose operational amplifiers, certain parts of the circuit would be 
modified i f  the design were intended only for use as an operational 
While the basic amplifier structure incorporates 
f 
, 
-109- 
amplifier. 
t o  effect appropriate modification a s  required in  other applications, 
The design procedure described in Chapter I1 can be used 
a '? 
The question can be raised as  to whether the design compromises 
necessary for realization of the gated amplifier being described de- 
teriorate performance to the point where the ON-state characteristics 
a r e  unacceptable for normally encountered operational -amplifier 
applications. 
parison of gated-amplifier ON-state performance with that of commercially- 
available operational amplifiers which a r e  representative of state-of- 
the-art.  There i s  a large number of such amplifiers available, and 
certain basic constraints must be applied to determine which among 
them can logically be compared with the gated amplifier. 
constraints were used, 
a r e  solid-state amplifiers; 
frequency; 
signal unity-gain frequencies in excess of 1 Mc. 
One way to answer this question is through the com- 
The following 
Only those amplifiers a re  considered which 
can be used differentially at  maximum 
have low output voltage (*15 volts or less); '  and have small-  
While these constraints narrow the field somewhat, many ampli- 
fiers still remain, and further reduction i s  somewhat arbitrary.  The 
problem i s  further complicated by the fact that most manufacturers 
offer a large number of operational amplifiers which differ from each 
other in one o r  more characteristics,  and which indicate the design 
compromises made in the case of the particular amplifier. 
With these reservations, the following five amplifiers were selected 
as  representative of high-quality operational amplifiers which adhere 
to the constraints mentioned above: 
1 ~ Analog Devices, Inc ~ , Model 102C 
2 a Burr -Brown Research Corporation, Model 1506 
3 ,  Nexus Research Laboratory, Inc.,  Model CLA-12 
4. Philbrick Researches Inc., Model P35A 
5. Zeltex, Inc. , Model 115 
, 
The specifications supplied by the manufacturers fo r  these five 
amplifiers a r e  presented in Table 3-3. 
for the gated amplifier (see Table 3-1) are  included. 
tween these amplifiers and the ON-state gated amplifier on the basis 
Corresponding characteristics 
Comparisons be- 
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of specifications a r e  somewhat que stionable because the basic question 
of interest to a systems designer, namely,"What amplifier wil l  yield 
the best performance in m y  system?" i s  certainly left unanswered, 
It i s  felt, however, that the specifications show a continuously ON 
gated amplifier could be used interchangeably with the other amplifiers 
in many applications where the lower output voltage of the gated ampli- 
fier i s  tolerable. 
factor of 8 to 70 of the gated amplifier i s  evident. 
\ 
The power consumption advantage ranging from a 
Two possible disadvantages of the gated-amplifier circuit a r e  not 
One i s  that the gated amplifier requires five apparent f rom the table. 
separate supply voltages for operation, while all of the other ampli- 
f iers  listed in Table 3 - 3  require only two voltages. 
the design of a power supply intended for use with gated amplifiers, 
On the other hand, the lower power requirements of the gated ampli- 
fier might simplify the supply somewhat in special applications. 
This complicates 
A second possible disadvantage i s  the relatively large number of 
Since manufacturers components used in the gated-amplifier circuit. 
a re  understandably reluctant to disclose amplifier schematics, no 
method (other than possibly x-raying an encapsulated unit which was 
not done) i s  available to determine accurately the number of components 
used in the amplifiers listed in Table 3-3.  
estimate i s  between 25  and 75 components for  most of the amplifiers, 
leading to the conclusion that the gated amplifier contains approxi- 
mately twice a s  many components as an operational amplifier with 
comparable characterist ics,  
more to build than other operational amplifiers because of this in- 
creased component count . 
However, a reasonable 
The gated-amplifier circuit may cost 
L.  RELIABILITY CONSIDERATIONS 
Insuring reliability for  any circuit intended f o r  use in space i s  
normally given almost overriding consideration. 
amplifier uses approximately twice as many components as  an oper- 
ational amplifier with performance characteristics comparable to those 
of the gated amplifier in the ON-state, the reliability of gated-amplifier 
data-processing systems compared with other types of systems which 
perform similar functions meri ts  discussion. 
Since the gated 
. .  -112- 
A complete reliability analysis for  the gated-amplifier circuit is 
beyond the scope of this research,  and would constitute a separate 
research project in itself. 
features of the gated amplifier may compensate, at least  in part,  for 
the decrease in reliability which may accompany increases in the total 
number of components 
The purpose here i s  only to show that some 
used in the circuit.  
The amplifier alone i s  considered f i rs t .  For the purpose of r e -  
liability estimates, it i s  convenient to divide components into two 
broad categories: 
1. Passive components, exclusive of diodes, including inter-  
connections between all components. 
2 .  Transistors and diodes, 
Reliability investigations to date indicate that the reliability of 
components in the f i rs t  category exceeds that of components in  the 
second category. This situation may not be true, however, in the 
future, 
devices, have not been in existence long enough f o r  tes ts  with anywhere 
near the confidence level of experience gained with carbon res is tors ,  
If current estimates of the relative reliability of components in  the 
two categories a r e  accepted, however, the conclusion that circuit fail- 
u re  rates must be almost entirely related to diode and transistor 
failure i s  inevitable for the following reasons : 
F o r  example, high-quality transistors,  particularly planar 
1 .  Failure rates for res is tors  a r e  vanishingly small. F o r  ex- 
ample, a resistor  manufacturer states that none of their 
composition res is tors  have ever failed in applications where 
specified operating limits were observed. 
Failure rates of 0,001 percent per 1000 hours have been 
demonstrated for ceramic capacitors of the type used in the 
gated-amplifier circuit, and these rates were measured 
under conditions of 100 volts applied to the capacitor and at  
125 C ambient temperature, values which a r e  far in excess 
of those anticipated in even the most demanding space appli- 
cations. 
2. 
0 
a 
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, 
3 .  
4. 
5. 
Sprague Electric Company8 has demonstrated failure rates of 
0 .0004 percent per 1000 hours on solid electrolytic tantalum 
capacitors of the type which could be used in the construction 
of final circuits (type 350D). 
under conditions approximating those which a re  present with 
the gate d- ampli fie r circuit ~ 
The reliability of interconnections depends on the packaging 
technique used. Printe d- ci r cui t cor dwood c ons t r  uc ti on is 
mentioned in Appendix I a s  a possible method for the con- 
struction of final circuits. Failure rates of less  than 
0.00003 percent per 1000 hours9 have been demonstrated 
with this technique 
In contrast to the failure rates fo r  components in the above 
categories, diodes and transistors exhibit typical failure 
rates on the order of 0 , 0 0 5  percent per 1000 hours at rated 
operating conditions. 
These tes ts  were conducted 
There a r e  several factors which influence semiconductor failure 
rates in space. 
However, all tests  indicate that radiation damage i s  a "go-no got1 
type phenomenon. Essentially all t ransistors of a given type will 
fail after a certain exposure level, while none fail fo r  a certain lower 
level. This indicates a reliability penalty from this cause is not attribut- 
able to  increased numbers of semiconductor devices, Radiation sus - 
ceptibility as a function of the type of device used, and tests  to date 
indicate that high-frequency silicon planar devices (which are used 
exclusively in the gated-amplifier design) a re  the most resistant types, 
A major consideration is  how power dissipation affects the r e -  
One often-publicized cause is radiation damage, 
liability of semiconductor devices * 
the gated-amplifier circuit a re  significantly lower than those of conven- 
tional analog circuits,  The highest ON-state unloaded power dissipation 
in any device occurs in Q 
voltage. 
rated power, is dissipated in the device. Gating further reduces 
average power dissipation to a small fraction of the ON-state value 
in most applications. 
The operating power levels used in 
(Fig. 2-18) fo r  maximum positive output 6 
Under this condition 4.5 m W  , or approximately 2 percent of 
Peak power in the output t ransistors,  of course, 
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exceeds this figure during a charging transient. 
the maximum energy which contributes to junction heating i s  the only 
significant factor, since the high-power state lasts  for only a short 
period of time. 
and the charging waveform show that charging a 1-pF capacitor the 
maximum value of 8 volts ra ises  the junction temperature of an output 
transistor by less  than 0 .05  C ,  and this temperature increase i s  negli- 
gi ble 
In this case, however, 
Calculations involving the junction thermal capacity 
0 
While all sources seem to agree that operation at reduced power 
level leads to reduced semiconductor failure rates,  none a re  specific 
about the relationship, particularly at power levels which a re  a small 
fraction of rated power. Gordy" does present generalized curves 
for diodes and transistors which relate failure rates to ambient temper-  
ature with fraction of rated power as  a parameter.  These curves 
cover the range from 0.1 to 1.0 times rated power, and the curves 
for  both classes of devices a re  similar.  
near room temperature) failure rates for either t ransistors o r  diodes 
increase by a factor of approximately 1 . 3  as  power level i s  increased 
from 0.1 to 0 . 2  times rated power. 
factor of 3 if relative operating power is increased from 0 , l  t o  0 . 5 ,  
The dependence on operating power level is more severe at higher 
temperatures. 
75OC for  the types of devices used in the gated amplifier) failure rates 
increase by a factor of 7 for a change in operating power level from 
0. 1 to 0 . 2  t imes rated power. 
At low temperatures (probably 
Failure rates increase by a 
At these temperatures (which might be approximately 
While no information i s  given as  to how the curves could be extrap- 
olated to lower power levels, it seems reasonable to expect a further 
failure-rate decrease by a factor of from 1.3  at  low temperature to 7 
at high temperature 
of magnitude from 0 . 1  times rated power. 
i f  relative power i s  decreased one o r  two orders 
If i t  i s  assumed that semiconductors in commercially-available 
operational amplifiers are operating at  0 .  2 times rated power (which 
is  reasonable in view of circuit power consumption), the individual 
semiconductors used in the gated amplifier should display failure 
ra tes  which vary from 0 . 6  to 0 .02  times those of the semiconductors 
in other operational amplifiers. Since the number of semiconductors 
‘ 1  -115- 
used in the gated amplifier i s  probably twice that of typical operational- 
amplifier circuits,  gated-amplifier failure rates should vary from 1 ,2  
to 0 . 0 4  times those of other operational-amplifier designs depending on 
ambient temperature, 
the semiconductor failure curves on which they a r e  based a re  general, 
the indication i s  that at  least  a large part of the possible reliability 
disadvantage of the gated-amplifier circuit which ar ises  from increased 
component count i s  recovered because of operation at  lower power 
levels. 
While i t  i s  realized that these predictions and 
In addition to the reliability advantages of low-power operation at 
the circuit level, several possible reliability advantages exist on a 
system level. 
applications, a gated-amplifier data-processing system i s  less  complex 
in terms of total Component count than systems which do not use gated 
amplifiers. 
cause fewer gated amplifiers a r e  required and/or because a smaller 
number of ancillary circuits a re  required. 
It i s  shown in Chapter IV that, a t  leas t  in some typical 
This complexity reduction i s  possible in some cases  be- 
A further reliability advantage should be attributable to gated- 
amplifier data processors when the entire spacecraft system i s  con- 
sidered. 
battery cells used in the power system can be reduced because of the 
lower power requirements of the gated amplifier. This becomes par-  
ticularly significant in view of the fact that power reductions of two to 
three orders  of magnitude a r e  often possible when gated amplifiers 
a re  used, 
The number of components such a s  solar cells and storage- 
Other considerations also enter the picture. For example, attitude- 
control systems a r e  at times included in a spacecraft only to permit 
orientation of solar cells, in order to reduce the required solar -cell area .  
The elimination of need for an active attitude-control system because 
of more efficient use of solar cells would certainly increase overall 
system reliability, Similarly, temperature-control systems a re  at 
times included only to handle the heat generated by spacecraft electronics 
and elimination of the need fo r  such a system would aid overall rel ia-  
bility. 
Another possible reliability benefit stems indirectly from the versa-  
tility of the gated amplifier. It i s  shown in Chapter IV that many 
J 
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typical data-processing operations can be accomplished using only gated 
amplifiers and a small number of auxiliary circuits, primarily logic 
circuits.  
other analog circuits,  which often have to be modified through use of 
extensive auxiliary circuitry. Reliability advantages ar ise  f rom the 
fact that the smaller  number of circuit types required for gated- 
amplifier systems can be more thoroughly tested, and this provides 
a means for eliminating potentially unreliable features of the designs. 
This general-purpose applicability i s  a feature unmatched by 
While the factors discussed above undoubtedly influence the re  - 
liability of gated-amplifier systems favorably, the extent of the rel ia-  
bility improvement expected in a specific application can be determined 
only in the context of a particular experimental program. 
Two examples from personal experience are  also relevant to this 
reliability discussion. The M.I .T .  Gamma-Ray Telescope experi-  
ment was designed and built at  Lincoln Laboratory in 1963 -64. 
experiment required approximately 8000 components including 1300 
transistors.  
with the result that the total power consumption was 500 m W .  
represents an average power of 0 . 4  m W  per transistor,  approximately 
equivalent to a gated-amplifier system operating at the extremely high 
average duty factor of 40 percent). 
11 
This 
Low-power design techniques were used exclusively, 
(This 
Two flight systems were constructed, and a total tes t  time of 
more than one system year has been completed, with much of this time 
under simulated s t ress  conditions such as thermal vacuum. No fail- 
ures  have been experienced during testing. Unfortunately, the f irst  
launch vehicle failed s o  that no reliability data under actual space con- 
ditions is available. 
The second example is with the gated amplifier itself. I estimate 
that over 5000 amplifier-hours of operation have been accumulated to 
date with this circuit.  
temperatures other than room temperature. 
ism has been applied in that probably every node i n  every amplifier has 
been shorted to ground at one time or another during testing. (A power 
supply which is current  limited at 10 mA has been used for all tes ts ) .  
N o  failures have been experienced. Also, a board containing a power 
supply of the type which would probably be used for gated-amplifier 
A small percentage of this time has been at 
One unusual s t ress  mechan- 
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a 
systems and five logic circuits similar to those which a re  used with 
gated amplifiers has been operated continuously for more than one and 
one-half years.  The single circuit failure experienced during this time 
was caused by an e r r o r  in test procedure. 
CHAPTER IV 
APPLICATIONS 
The purpose of this chapter i s  to show how gated amplifiers a re  used 
to perform typical data-processing operations, 
developed to perform linear operations such a s  integration, and non- 
The circuits which a re  
linear operations including multiplication, division, and analog-to- 
digital conversion require only gated amplifiers, passive elements, 
timing o r  logic circuits,  and a simple shunt switch for realization, 
A major advantage of gated-amplifier data-processing systems 
compared with conventional analog systems is  greatly reduced average 
power consumption. Hence, they a r e  particularly attractive for  space 
applications. 
amplifiers i s  threefold: 
The approach used for power minimization with gated 
1 .  Use the versatility of the gated amplifier t o  full advantage in 
order to minimize the number of amplifiers required to perform 
a given operation. 
number of ancillary circuits required also. 
This approach generally minimizes the 
2 .  Use gating so  that all amplifiers a r e  ON a minimum fraction of 
the time. 
3 .  Use a gated-amplifier circuit which requires minimum power 
when O N .  
The third item has been described in Chapters I1 and 111; this 
chapter il lustrates the implementation of the f irst  two. 
Applications a r e  presented in the form of a ser ies  of systems which 
use gated amplifiers as the active devices and which a r e  capable of 
performing both linear and nonlinear operations. 
applications developed in this chapter is far from complete, i t  does 
serve to illustrate the approach to system design which i s  used with 
gated amplifiers, and how this approach differs from that used with 
conventional operational amplifiers.  
While the list  of 
Several basic operations, including sampling, a passive voltage 
transfer between capacitors that I call leak back, and gated integration, 
a r e  described in the initial sections of the chapter. Some deviations 
from ideal performance caused by nonideal amplifier characteristics 
a r e  calculated. 
i 
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More complex operations a re  developed a s  combinations of the basic 
operations. 
calculate expected e r r o r s  fo r  the more complex systems,  
The e r r o r  predictions for the basic operations a r e  used to 
Two systems, a multiplier -divider and an 8-bit digital-to-analog 
converter, have been built and test results a r e  presented for these 
systems. 
A. DEFINITION OF SYMBOLS 
The symbols which a r e  used for the representation of gated-amplifier 
systems a r e  shown in Fig. 4-1. 
The symbol used for  the gated amplifier (4- la)  was introduced in 
The gate lead i s  grounded to turn the amplifier the previous chapter. 
ON and i s  switched to t9 volts to turn the amplifier OFF,  The com- 
pensation terminals a re  always shown, even in cases  where no com- 
pensating capacitor i s  used. 
The designs used for the ancillary circuits (Figs.  4 - lb  through 4- lf)  
The following introduction of these circuits a r e  presented in Chapter V .  
l i s ts  only those characteristics required to illustrate their functions 
in systems. In order to predict system performance, certain ancil- 
l a ry  circuit specifications such as power consumption a re  necessary, 
and these parameters a re  included in the discussion of systems as r e -  
quired. The verification of these specifications i s  reserved for Chapter 
One-shot multivibrators (Fig. 4- lb)  a r e  used with gated amplifiers 
to generate gating signals or to provide time delays. The one-shot 
multivibrator provides a t7 volt pulse of duration T at the terminal 
marked by a plus sign following application of a positive-going (0 to t 7  
volt) trigger signal. The value of T can be adjusted to any duration 
normally required in gated-amplifier systems. A simultaneous 0 volt 
signal i s  available at  the terminal marked by a minus sign. Following 
the time interval T, the circuit returns to i ts  quiescent state, with the 
t terminal at ground and the - terminal at  t7 volts. 
cuitry of the one -shot multivibrator is transition sensitive but not 
The trigger c i r -  
level sensitive; that is  i t  is a- c  coupled. 
The gate-driver circuit (Fig .  4- lc)  is used to provide amplifier 
gating signals, 
volts) turns ON a gated amplifier connected to it. 
This circuit inverts the input so  that a logical 1 (t7 
The gate driver 
V .  
i 
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output 
Positive-Gain Input 
Negative-Gain Input 
a) Gated Amplifier 
Input output 
c) Gate Driver 
Switch Terminal r 
Gate O - h  -r Ground Terminal 
e) Shunt Switch 
Tr i gg er 
Positive Output 
Negative Output 
b) One-Shot Multivabrator 
Complement 
One Output 
zero Output 
Set 
Reset R O  
d) Flip-Flop 
El- 
f) Clock 
' Fig. 4-1 Definition of Symbols 
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also performs the required level shifting between logic levels and 
gate -drive levels. 
The flip-flop (Fig. 4- ld)  i s  used to generate gating-interval pulses 
in certain applications such a s  analog-to-digital conversion, 
and reset  terminals may be either a-c o r  d-c coupled, and no symbolic 
The set  
distinction i s  made between these two cases .  
either a positive transition or  a t7 volt level (depending on whether the 
terminal i s  a-c or  d-c coupled) applied to the set  terminal forces the 
output terminal marked 1 to t7 volts, and simultaneously forces the 
terminal marked 0 to ground. 
complementing input causes the flip-flop to change state. 
The logic i s  such that 
A positive transition applied to the 
The shunt switch (Fig. 4 - l e )  differs from a floating switch (as 
typified by a relay) in one important way. 
switch gate lead short circuits the switch terminal to the ground termi-  
nal. 
currents entering the gate lead and the switch terminal,  
terminal i s  effectively isolated from the gate terminal but the ground 
terminal i s  not, and therefore the ground terminal may only be con- 
nected to low-impedance points, 
systems a r e  restr icted to this type, since they a r e  very simple to realize 
compared with a floating switch. 
A logical 1 applied to the 
However, the current  leaving the ground terminal i s  the sum of the 
The switch 
Switches used in gated-amplifier 
The clock (Fig. 4- l f )  supplies pulses which may be used to trigger 
either one-shot multivibrators o r  flip-flops at a frequency F.  
trigger frequency is adjustable over the range normally required in 
gated-amplifier systems. 
The 
The circuits shown in Fig. 4-1 a r e  essentially the only circuits 
(aside from passive feedback networks) required for the realization of 
a large class of functions by means of gated amplifiers, 
of the large number of ancillary circuits typically required to adapt 
conventional operational amplifiers to specific applications i s  a conse - 
quence of the inherent versatility of the gated-amplifier circuit. 
This reduction 
B. SAMPLING WITH THE GATED AMPLIFIER 
Sampling is of fundamental importance in many data-processing 
systems using gated amplifiers, and in these systems gating i s  directly 
responsible for the expected power economy. 
3 
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A sample-and-hold circuit is a circuit which exhibits the following 
property, 
during which time the signal does not change value by a significant 
amount. The value of E. (t) during the sample interval i s  then main- 
tained for some time period (usually much longer than the sample 
period) following the sampling operation, 
An input signal, Ein(t), is sampled for a short time interval, 
in 
By its very nature, sampling implies some type of configuration 
switching to convert from the sample mode to the hold mode, and high- 
quality sample -and-hold circuits usually a re  quite complex. The r e  - 
quired circuitry is  greatly simplified by the inherent switching capa- 
bility of the gated-amplifier circuit. 
The gated-amplifier sampler offers a combination of characteristics 
unmatched by other sampling circuits,  
less  than 5 ps, and the accuracy of a gated-amplifier sampler i s  limited 
by dielectric absorption in the hold capacitor rather than by amplifier 
e r r o r s .  
maximum output e r r o r  i s  typically 4 x 10 . 
Samples can be acquired in 
The ratio of hold time to sample time for  a one percent of 
7 
One possible sample-and-hold circuit i s  shown in Fig. 4-2, The 
purpose of the optional buffer amplifier i s  explained later in the de- 
velopment. The sampling capacitor C i s  connected to the output of 
a gated amplifier and unity feedback i s  applied around the amplifier, 
With the amplifier ON, i t s  output voltage, and therefore the voltage on 
the capacitor, i s  forced to  be equal to the input voltage. The capacitor 
is isolated when the amplifier i s  O F F ,  and this i s  the hold mode, 
Details of the process a r e  illustrated with reference to Fig. 4-2b. 
At time t 
initiating the sampling operation. 
voltage i s  Ein(tl),  and it i s  assumed that this value remains constant 
during the sampling interval. 
tor i s  Eo. 
Following this time interval, the amplifier will generally supply maxi- 
mum output current  (it i s  assumed that there i s  a large difference be- 
tween E and E. (t  ) s o  that the amplifier saturates) ,  This forces 
0 in 1 
a rapid change in output voltage equal to  I 
mum amplifier output current .  
a trigger pulse i s  applied to the one-shot multivibrator, 
At this time the value of the input 
1 
The initial voltage stored on the capaci- 
The time interval t to t2  represents amplifier turn-on time, 1 
R ,  where IM is the maxi- M 
The output voltage then becomes a linear 
-1 24- 
I SAMPLING AMPLIFIER I BUFFER AMPLIFIER 
COMPENSATING I (OPTIONAL) 
(typically 5pF to 15 pF) 
Eou,(t) I 
B UFF ER ED 
SAMPLE 
TRIGGER IN 
a) Sample-and-Hold Circuit with Buffer 
SLOPES= 21, / C  
Fig. 4-2 Sampling with the Gated Amplifier 
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ramp with a slope equal to  I /C because of capacitor charging, At 
time t the amplifier enters  its linear operating region with a small 
e r r o r  existing between input and output voltages. 
that only the output voltage reach final value, since the voltage stored 
during the hold interval is that on the capacitor, and the capacitor 
voltage l a g s  the amplifier output voltage because of the resis tor  R .  
time interval t and t i s  required for capacitor voltage E to 
reach final value, At time t the amplifier i s  gated OFF and the 
circuit enters the hold mode. 
M 
3 
It is not sufficient 
The 
3 4 C 
4 
The maximum sampling time determines the minimum value of 
and the required time can be calculated from amplifier characteristics,  , 
The turn-on time of the amplifier i s  normally l e s s  than 1 ps,  
interval t 
maximum change in capacitor voltage. 
equal to 8 volts and since 
t2 and t has a maximum value equal to 40C seconds when C i s  ex- 3 
pressed in farads. 
The time 
, where EM is the to t3 has a maximumvalue -
Since EM must be less  than or  
is greater than 200 mA, the time interval 
EM5 
IM 2 
IM 
The total time for the capacitor voltage to  settle to final value, 
t3 to t 4’ 
constant. 
this affects the t ransfer  function. 
Chapter 11, Section 0, indicates that the amplifier can always be stabil- 
ized with typical load capacitor values (0 .05 pF to 1 pF) i f  a 2.7-52 
resistor i s  used for R,  and i f  the load capacitor and compensating 
capacitor are  related a s  shown below. 
is  related to the amplifier transfer function and the R-C time 
The stabilization used with the amplifier is  important since 
An extension of the analysis of 
Load Capacitor Compensating Capacitor -
0 . 0 5  pF 3 PF 
0 .1  pF 5 PF 
0 .3  pF 10 pF 
1 .0  pF 15 pF  
With this type of compensation, the time required for settling is  
determined primarily by the R-C time constant, and i t  can be shown 
that 7 R-C time constants are  sufficient to  permit settling to  within 
1 m V  under all conditions. Therefore, the time interval t to t4 
has a maximum value of 206 seconds. 
3 
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The maximum required sampling time T i s  1 ps  t 60C seconds, 1 
the sum of the t e rms  l is ted above. 
sampling times ranging from 4 ps with a 0.05-pF load capacitor to 
60 ps with a 1-pF capacitor. 
This relationship predicts typical 
The actual output voltage at any time following t l ies  within 4 
the shaded region indicated in Fig. 4-2b. 
represented as a region of width 2 u, and several factors contribute 
to this incertainty. 
The initial uncertainty i s  
Those related to the amplifier are:  
1. 
2 .  
3 .  
4. 
E r r o r s  from insufficient settling time should be less  than 
1 m V  i f  the expression developed above i s  used to determine 
s amplin g time . 
Amplifier voltage drift introduces an e r r o r  equal to the drift. 
This e r r o r  i s  less than 750 pV at any temperature from -25OC 
to t75OC. 
The e r r o r  from finite common-mode rejection ratio equals 
the maximum voltage (4 volts) divided by the rejection ratio 
(typically 10 ) and is  typically less than 500 pV. 
Charge dump from the output and negative-gain input termi-  
nals at turn O F F  contributes a maximum e r r o r  of less than 
1 m V  i f  a hold capacitor larger  than 0 .05  pF is  used. 
4 
These relations lead t o  the conclusion that the  maximum initial 
sampling e r r o r  attributable to the amplifier is  limited to approximately 
3 m V .  
A further initial e r r o r  is introduced by dielectric absorption in 
the hold capacitor. 
tude of the change in capacitor v 
multiplied by the dielectric absorption coefficient. 
TThis effect results in an e r r o r  equal to the magni- 
age during the sampling interval 
The dielectric orption coefficient is dependent primarily on the 
dielectric material used in a particular capacitor. 
particularly those which use ceramics with high dielectric constants, 
are notoriously poor f rom an absorption point of view. 
coefficients in excess of 10 percent a r e  typical for some types, and 
this feature generally precludes the use of ceramic capacitors a s  
storage capacitors. 
Ceramic capacitors, 
Absorption 
Mylar is somewhat better with a typical absorption 
I .  
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coefficient of 0 .5  percent. 
used because of i ts  low absorption coefficient (typical values a r e  0,05 
percent to 0 , l  percent). Teflon, although inefficient in the sense that 
teflon capacitors a r e  generally much larger  than equivalent-value 
capacitors constructed with other dielectric materials ,  exhibits the 
lowest value of dielectric absorption coefficient known, typically 
0,03 percent, 
Polystyrene i s  a material  which i s  often 
It is interesting to note that teflon would contribute a 2,4-mV 
sampling e r r o r  for an 8-volt change in voltage. 
large a s  the maximum sampling e r r o r  expected from all other causes, 
and i t  exceeds typical e r r o r s .  Thus, the basic limitation t o  sampling 
accuracy i s  imposed by the storage capacitor rather than the gated- 
amplifier circuit, even in the case where teflon i s  used as the dielectric 
material ,  
This e r r o r  i s  nearly as  
Mylar capacitors a re  generally used for storage in the experimental 
systems described later in the chapter. The e r r o r s  from dielectric 
absorption can often be compensated for since they a re  repeatable, 
and the methods used for  this compensation a r e  explained la ter .  
such possiblity exists,  however, in sampling applications where an 
arbitrary sequence of input voltages i s  assumed. 
N o  
The e r r o r  increases with time from its  initial value because of 
leakage current into the hold capacitor. 
the bounding lines on the region of uncertainty shown in Fig. 4- lb.  
where IL i s  the leakage current into The slope of these lines i s  f- C '  
the capacitor. 
lation resistance is sufficiently high, 
state currents at the output and negative-gain input terminals of the 
amplifier. The magnitude of this current  i s  typically 1 .5  x 10- l lA.  
This effect i s  illustrated by 
IL 
If no load i s  connected to the capacitor and if i ts  insu- 
IL i s  equal to the sum of the O F F -  
One figure of mer i t  for the gated-amplifier sample -and-hold 
circuit without load i s  the ratio of sample time to hold time f o r  a 
given e r r o r ,  and this ratio can be predicted from amplifier parameters.  
The equation developed ear l ier  shows that the required sampling time 
is  approximately 6 0 6  seconds fo r  any expected capacitor size. 
leakage rate is -, and e r r o r s  from this t e rm  predominate in any C 
applications which require long hold times. 
e r r o r  i s  then - AEC , where AE i s  the maximum permissible e r r o r  
The 
IL 
The time for a given 
IL 
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voltage. 
. LSE to sample time can be expressed as  -601L 
of maximum output) is assumed, the typical sample time to hold time 
ratio is 4 x 10 , 
mer  cially-available sample - and-hold circuits . 
With the aid of these two relationships, the ratio of hold time 
If a AE of 40 m V  (1 percent 
7 6 This compares with values of l o 4  to 10 for  com- 
Larger ratios of sample time t o  hold time can be obtained by cas-  
cading two sampling circuits.  
to permit rapid ampisition, 
with a second circuit that uses a large capacitor to permit long hold 
time. 
possible with realistic component values if this approach i s  used. 
Until this point the problem of loading has been ignored, 
The f irst  sampler uses a small capacitor 
The output of this f irst  sampler is sampled 
Hold time to sample time ratios in excess of l o l o  should be 
It i s  evi-  
dent that loading must be considered, since the stored voltage i s  of 
little value unless i t  can be observed. Several methods a re  available 
to provide buffering, and these methods permit readout with a low- 
impedance circuit. 
gated amplifier connected as  a unity-gain, non-inverting amplifier 
(Fig. 3-6) as  a buffer. Two problems a r e  inherent t o  this approach, 
The sampling-system power consumption i s  increased by 15 m W  be- 
cause of the continuously ON amplifier. Furthermore, the ratio of 
hold time t o  sample time i s  decreased by a factor of 300 because of 
ON-state input current to the buffer. 
A very simple method i s  to use a continuously ON 
A more attractive option i s  the use of a gated buffer amplifier shown 
as  the optional buffer amplifier in Fig. 4-2a. 
cations it  i s  not necessary t o  monitor data continuously, and in such 
cases a gated buffer amplifier can be used. For  example, a voltage 
representing some experimental variable i s  sampled and then held 
fo r  some long time period until it can be accepted by telemetry. Ob- 
servation of the variable i s  necessary only at the end of the hold-time 
interval a 
In many long-hold appli- 
The need for  a separate buffer amplifier i s  normally not present 
in more complex systems which incorporate sampling because loads 
applied to the sampler usually consist of other gated amplifiers, 
Typical examples a r e  included in following sections. 
The method used to compute average power for the gated-amplifier 
sampler il lustrates a method used for more complex systems,  Only the 
i 
a 
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sampling amplifier is considered. 
with a 1-pF load capacitor (60 ps sampling interval) at a 100 c/s t r ig-  
ger rate. Further assume that the average voltage change required 
at each sampling interval is  1 volt. The average amplifier power is 
then computed as follows. The amplifier circuit, exclusive of load, 
requires 150 pW (50 pW from OFF-state power consumption plus 100 pW 
from the duty factor, 0 . 0 0 4 ,  multiplied by ON-state power). Charging 
the capacitor 1 volt requires 1 microcoulomb, 
supplied f rom 7 volts, so  that a net average energy of 7 microjoules 
is required per cycle for capacitor charging. This adds an average 
power of 700 pW at the operating frequency for a total of 850 pW, 
Assume that the amplifier operates 
and this charge is  
C .  EXPERIMENTAL SAMPLE-AND-HOLD CIRCUIT 
The sampling circuit  shown in F i g .  4-2b (exclusive of buffer ampli- 
f ier)  was constructed wi th  a 15-pF compensating capacitor and an 
output network that consisted of a 2.7 -sZ resistor in ser ies  with a 
1.0-pF polystyrene capacitor. 
60 p s .  
The nominal sampling time used was 
Input and output voltages to the sampling circuit were compared 
using a Keithley model 610B Electrometer as a preamplifier to prevent 
storage capacitor loading in the hold mode, and the Keithley output was 
read with a digital voltmeter. The resolution of this system (though 
not absolute accuracy) is sufficient to determine sampling e r r o r s  of 
approximately 1 m V  at any voltage level between A4 volts. 
E r r o r s  f rom amplifier drift, common-mode rejection,and charge 
dump were isolated by applying a constant input voltage and sampling 
this voltage several  times. 
insufficient settling time and dielectric absorption. 
voltages f rom -4 volts to t 4  volts were used. 
2 m V  were ever observed, with a typical e r r o r  figure of 1 m V .  
This procedure eliminates e r r o r s  from 
A number of input 
No e r r o r s  larger  than 
The circuit was next tested by sampling a voltage at one level, 
and then changing the input voltage and applying one sampling pulse. 
E r r o r s  of approximately 0.12 percent of the voltage change were 
measured consistently. 
lated to amplifier settling time it would be consistent for both posi- 
tive and negative changes, since the output waveform differs in  the 
two directions. However, since 0.12 percent is somewhat higher 
It seems unlikely that i f  this e r r o r  were re-  
i 
a ,  
than the typical specified dielectric absorption coefficient of polysty- 
rene, one further test was conducted. 
to 200 ps.  
should be reduced by increasing sampling time. The same 0,12 per- 
cent e r ro r  was again measured and it is concluded that this must be a 
consequence of dielectric absorption. 
The sampling time was increased 
If the e r r o r  resulted from insufficient settling time it 
Detailed tests  were not conducted 
with smaller hold capacitors, but lower values are used in the larger  
system described later  in this chapter and every indication is that the 
results a r e  equally good. 
7 The predicted typical ratio of hold time to sample time of 4 x 10 
was  verified. 
The power consumption of the sampling circuit was tested for  
conditions approximating those used for the calculation made in the 
preceding section. The input supplied to the sampler was one volt, 
The circuit was triggered at a 100 c/s rate,  and the hold capacitor was 
loaded with a 2 .2- K res is tor .  This res is tor  discharged the capacitor 
betveen samples so  the voltage change was one volt during each 
sampling interval. 
predicted value (850 pW) within experimental e r r o r s .  
The measured power consumption agreed with the 
D. LEAKBACK 
A second fundamental technique used in gated-amplifier systems is 
leak back. 
capacitor to another during the time when a gated amplifier is OFF,  
and i t  provides a very simple form of data modification as well a s  
storage during the O F F  interval,  
Leak back consists of a passive charge transfer from one 
One simple system which uses leak back and which serves to  
il lustrate the concept is shown in F i g .  4 - 3 .  
for  the following application. 
(all frequency components under 10 c/s)  i s  to be integrated with unity 
gain (the desired transfer function i s  l / s ) .  
use the gated amplifier as an analog integrator. 
the required transfer function, but since the amplifier would be ON 
continuously, operating power would be at least  15 m W .  
This system i s  postulated 
Assume that a low-frequency signal 
One method would be to 
This would provide 
Note that an integrator constructed in this way would be useful to 
frequencies above one megacycle per second, but this type of performance 
! 
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i s  wasted on the postulated input. 
i t  i s  possible to use gating in some form to trade bandwidth f o r  power. 
The question i s  raised as  to whether 
It will be seen that this i s  a commonly recurring tradeoff with gated- 
amplifier systems. 
for nothing. If high-frequency processing i s  required, full operating 
power must be supplied since in  any high-bandwidth application infor- 
mation i s  lost when an amplifier i s  O F F .  
bandwidth information i s  to be processed (and this i s  a very common 
situation in space applications), gating offers a method for dramatic 
power -consumption reduction. 
Gating does not offer a method to get something 
However, when only low- 
The system shown in Fig. 4-3 is one method for  effecting a bandwidth- 
power tradeoff, and the operation of this circuit i s  explained with the 
aid of the waveforms shown in Fig. 4-3b. The time axis i s  distorted 
in these waveforms; 
much longer if the figure were drawn to scale. 
a 50-ms, 2-volt pulse, obviously violates the postulated bandwidth 
condition, but this input i s  shown only for purposes of illustration. 
All capacitors in the circuit a r e  assumed initially discharged, and 
the intervals between sampling instants would be 
Also ,  the input waveform, 
the input i s  zero until some time after t = 0.  
pulses every 10 ms ,  and these pulses a r e  used to gate ON both ampli- 
f iers  for a period of 7 ps. 
completion of various charging transients. 
The clock supplies 
The gating interval i s  selected to insure 
The f i rs t  gated amplifier i s  used only as  a switch and in certain 
more complex applications i t s  function can be combined with that of a 
preceding amplifier. This amplifier i s  connected to provide non- 
inverting unity gain and i t s  output is attenuated by a factor of 10:l 
with a resistive divider network. 
t = 10 ms the input to this amplifier i s  zero, and therefore the volt- 
age out of the attenuator E (t) i s  zero whether the f i rs t  amplifier i s  ON 
o r  OFF. At some time between t = 0 and t = 10 m s ,  the input Ein(t)  
changes to t2 volts. Thus, at  t = 10 ms, E ( t)  assumes a value of 
to. 2 volt. 
i t  wil l  be shown that at equilibrium there i s  no current flow through 
this capacitor. The voltage across the 0.9-pF capacitor i s  initially 
zero, so that to. 2 volt must appear a t  the positive-gain input terminal 
of the second gated amplifier. 
At all sampling intervals prior to 
1 
1 
The loading of the 0. 9-pF capacitor can be neglected, since 
This second amplifier i s  connected as  
. .  
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a sampler with leak back. The output of the second amplifier E (t) 
is driven to within several millivolts of 0 , 2  volt within 2 ps, The 
capacitor voltage reaches 0 . 2  volt during the remaining ON time, 
Since equilibrium i s  reached within 2 ps, the change in voltage across 
the 0.  9-pF capacitor during the sampling interval is negligible, 
equilibrium, the current through the 0.9-pF capacitor must be zero 
out 
At 
(since there i s  no voltage across the 10-K resistor)  and therefore 
when equilibrium is reached, E l ( t )  must be equal to - Ein(t) 10 
The amplifiers gate OFF at t = 10.007 m s ,  and at this time 
0 . 2  volt i s  stored on the 0.1-pF capacitor and zero volt 
the 0.9-pF capacitor. With the amplifiers OFF, the charge stored 
on the 0.1-pF capacitor s tar ts  to leak back to the 0.9-pF capacitor 
and, aside from gated-amplifier OFF-state currents ,  total Capacitor 
charge must be conserved during this operation. 
associated with this transient i s  approximately 1 ms ,  and at i ts  com- 
pletion a voltage of 0 .02  volt equal to 0.01 Ein(lOms) i s  stored on 
both capacitors, 
i s  stored on 
The time constant 
The cycle repeats in identical fashion at t = 20 ms ,  with the single 
exception that the new initial conditions are  20 m V  on both capacitors. 
This results in a final value after completion of the second sampling 
and leak-back cycle of 40 m V  on both capacitors. 
for  three more  cycles, after which the input returns to zero, 
further changes in stored voltage occur for t > 50 m s  and the final 
voltage stored on both capacitors i s  100 m V .  
This process repeats 
No 
In general, the voltage shred on both capacitors, at  least  during 
time intervals when the leak-back transient i s  not in progress, i s  
Eout(t) = 0 . 0 1  Ein(k 10 ms )  
k =  0 
This expressions i s  an approximating sum to 
approximation i s  valid for sufficiently slow variations of E. ( t) .  Low- 
pass filtering can be used to remove the exponential spikes from E 
so  that it  more closely approximates the true integral. 
Ein(t) dt . The 
0 
in 
(t) out 
Details of this 
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type of filtering a re  described later in connection with the multiplier- 
divider system. It is  shown that filtering can be incorporated into the 
leak-back network without additional amplifiers. 
Many variations which yield essentially the same results a re  pos- 
sible, 
could be made equal in size to the capacitor at i t s  input. 
result in an attenuation by a factor of 2 rather than 10 during the leak- 
back interval, However, this approach would result in higher integrator 
drift rates,  a s  indicated by the following analysis. 
For  example, the capacitor at the output of the second amplifier 
This would 
Integrator drift i s  defined a s  the average rate of change 6f  E (t) out 
f o r  zero E 
sample intervals because of drift referred to the input-of the f i rs t  
amplifier. The voltage E & )  will  be the drift of the first amplifier 
divided by 10 when the f irst  amplifier i s  ON. 
compared to e r r o r s  from drift of the second amplifier. 
(t) .  With E. (t) equal to zero, El( t )  will be non-zero at in in 
1 
This e r r o r  i s  negligible 
The e r r o r s  due to drift of the second amplifier a r e  reduced to 10 
percent of initial value because of the 1O:l attenuation of the leak-back 
circuit. In general, all sampling e r r o r s  will be attenuated by the same 
amount, and such sampling e r r o r s  were shown to be typically 1 m V  
in the las t  section. (Errors from dielectric absorption a re  ignored, 
since they enter only a s  scale-factor change and therefore can be 
eliminated by slight modification of the ratio of the two capacitors,)  
Since the sampling e r r o r s  a r e  reduced by a factor of 10 as  a conse- 
quence of leak back, typical e r r o r s  a r e  less than 100 pV per cycle 
resulting in an expected 10 rnV per second drift rate from this cause. 
Drift rate also results from any average current flowing into the 
total 1-pF (0.1 pF t 0 . 9  pF) storage capacitor. 
i s  OFF-state current  from the output and negative-gain input termi-  
nals of the second amplifier, 
l e ss  than 50 pV per second, which is negligible. 
current i s  a result of charge dump from the second amplifier and this 
should result in typical drift rates of l ess  than 5 m V  per second. An- 
other source of average current  i s  the ON-state input current of the 
second amplifier, but because of low duty factor this contributes negli- 
gibly to drift ra te ,  
One current component 
This contributes an average drift rate of 
Another average 
. .  
. L '  
-135- 
Even with no input signal, charge i s  supplied to the 0 .  9-pF capaci- 
tor through the 10-K resistor  during the turn-on transient of the second 
amplifier. 
5 x 
rate of less  than 5 m V  per second from this cause. 
drift rates of l e s s  than 20 m V  per second a r e  expected. 
drift i s  relatively fixed, and it  should be possible tQ compensate drift 
rate (for example, by supplying bias current t o  the 500-R resistor  in 
Fig. 4-3) to  l ess  than 2 mV per second over the O°C to  t5OoC temper-  
ature range, and to less  than 6 m V  per second over the -25OC t o  +75OC 
range . 
This transient should typically supply a charge of less  than 
coulombs per cycle of operation, leading to  an expected drift  
Thus overall 
Most of the 
The power requirements for the circuit shown in Fig. 4-3 a re  pre-  
dicted a s  follows. 
the two amplifiers because of OFF-state power. ON-state power r e -  
quirements a r e  only 20  p W  because of the low duty factor u sed in  this 
application. 
fier and for capacitor charging must also be included. 
supplied to the 5-K load of the f irst  amplifier must be less  than 1 m A  
when this amplifier i s  ON, since the input voltage is limited to four 
volts. 
fore less  than 5 p W .  
volts per second (since the integrator i s  unity gain and the maximum 
input voltage i s  four  volts),  
rent into the total l - pF  load capacitance of 4 pA and therefore a maxi- 
mum average power requirement of 28 pW. It  will be shown in Chap- 
ter  V that the clock, one-shot multivibrator, and gate driver require a 
total power of 100 pW under these conditions. 
shows that the total power requirement for  the sampling-mode inte- 
grator should be approximately 250 pW.  
thi s tot a1 r e  pr e sent s gate d- amplifier quie scent power consumption, 
There is  a total power consumption of 100 pW for  
The power consumed by the load resistor  of the f irst  ampli- 
The current 
The maximum average power required by this resistor  i s  there-  
The maximum capacitor charging rate i s  four 
This results in a maximum average cur-  
The sum of these terms 
Approximately 40 percent of 
and s o  this i s  one application where elimination of the network that 
compensates amplifier input current would resdlt in significant average- 
power reduction. 
The system shown in Fig. 4-3 has not been tested. However, ex- 
perience with several similar connections used in other applications 
indicates that the predicted performance is realistic.  
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The advantages and disadvantages of sampling-mode integration 
compared with conventional analog integration a r e  summarized a s  
follows : $ 
1. The versatility of the sampling-mode integrator is greater ,  
For  example, a hold mode (the output maintains a fixed value 
independent of input) can be introduced without any switching 
of analog signals by eliminating sampling pulses, The inte- 
grator scale factor can be changed by changing sampling rate,  
and this feature introduces additional flexibility since i t  per - 
mits time scaling. The integrator can also be pulsed ON 
non-periodically, in which case i t  functions as  a time sum- 
mation circuit (the value of a variable at  selected time in- 
stants can be totalized over any number of instants),  
be seen that this versatility i s  used in more complex oper- 
ations. 
It wil l  
E.  
2 ,  If only integration i s  required, the complexity of the sampling- 
mode integrator i s  greater than that on conventional analog 
integrator. 
the f i rs t  amplifier (Fig. 4-3) can be incorporated into the 
circuitry supplying the signal fo r  integration, 
Some simplification i s  possible if the function of 
3 .  Bandwidth i s  significantly reduced by sampling-mode operation. 
4. Drift rate i s  increased to possibly three times that of a con- 
ventional analog integrator. 
5. With the values used in this section, the power is reduced by 
a t  least  a factor of 50 compared with even a continuously ON 
gated-amplifier integrator,  
approximately three orders  of magnitude compared with other 
operational amplifiers which consume more power than a con- 
tinuously ON gated amplifier. 
This represents a reduction by 
ANALOG-TO -DIGITAL CONVERSION 
Analog-to-digital (A-D) conversion i s  a common requirement in 
space data-processing systems, for the basic reason that most sensor 
signals a r e  analog quantities while telemetry of experimental variables 
. n  
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uses digital coding techniques. 
at some point in the data-processing system, 
It i s  evident that a conversion i s  required 
* ‘i 
Several methods fo r  A-D conversion can be implemented with gated 
amplifiers. For  example, the sampling-mode integrator described in 
the last  section can be used a s  a staircase generator, 
steps required to equalize the value of the staircase and the value of 
the variable being converted can be counted to  provide A-D conversion. 
A system of this type was tr ied with an early breadboard gated-amplifier 
circuit and, while no detailed measurements were performed, 8-bit 
The number of 
accuracy was demonstrated. 
An improved method, in the sense that more rapid and accurate 
conversions. a r e  possible, i s  illustrated in this chapter,  Two basic 
techniques, gated (as opposed to sampling-mode) integration and 
voltage-to-time conversion,are used to implement A-D conversion, and 
these techniques a r e  also discussed. 
of a ramp with a known slope andmeasurement of the time required 
for this ramp to reach the level of the variable being converted. 
clock i s  counted for  this time interval to accomplish conversion, 
The method involves generation 
A 
The 
system used for purposes of illustration i s  shown in Fig. 4-4. 
The f irst  gated amplifier i s  connected so that i t  functions as  an 
integrator when ON. With this amplifier ON,  the 10-K resistor  con- 
nected between the amplifier output and the -4 volt reference i s  a load 
resistor  and does not influence the amplifier t ransfer  function, The 
0.01-pF feedback capacitor and the 10-K input resistor  connected to 
the -4 volt reference produce an output voltage with a rate of change 
equal to 4 x l o 4  volts per second when the amplifier i s  ON.  
t rans e r  function relating output to input with this feedback network i s  
(The 
4 10 - - ). 
S 
A convenient method for stabilizing a gated amplifier connected 
as  an integrator i s  to use a 15-pF compensating capacitor and a 470-pF 
load capacitor to ground. 
analytically, but experimentally i t  provides absolute stability with 
any integrator connection which has been tr ied,  
This combination has not been investigated 
The two 10-K res is tors  a re  used to provide the correct  initial 
conditions (in this case zero integrating-capacitor voltage) when the 
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amplifier is O F F ,  The application of initi conditions is generally 
simplified with gated-amplifiers a s  compa d to operational ampli- 
f iers  because the need for  external switching i s  eliminated, 
1 
It i s  assumed in Fig. 4-4 that the system i s  initially at res t ,  with 
At time t = 0, zero voltage across the 0.01-pF integrating capacitor, 
a voltage level Ein(t) of t 2  volts is present, and i t  i s  assumed that 
this value remains fixed during the conversion interval. 
initiates the conversion cycle at  t = 0 by setting the flip-flop, thus 
gating both amplifiers ON.  
with a slope of 4 x 10 
mately t = 0 . 7  ps because of the turn-on delay of the f irst  amplifier, 
The second gated amplifier i s  used open loop as a threshold detector, 
A signal 
The output of the f i rs t  amplifier i s  a ramp 
4 volts per second, and this ramp s tar ts  at approxi- 
2 
and the output i s  initially biased positive through the large resistor  con- 
nected to  +7  vol$s. 
signal applied to its negative -gain input terminalo(the ramp) exceeds 
that applied to i t s  positive -gain terminal (the voltage being converted) 
This event occurs at time t = E x 25 ps t 0 . 7  ps, or 50 .7  ps in this 
example. 
of time delays in the amplifier, i ts output passes through zero voltage 
1 ps after the two inputs a r e  equal, This zero crossing i s  applied to  a 
sin le  t ransistor  inverter that i s  used to sharpen up the amplifier 
transition, and the inverter output i s  used to rese t  the flip-flop. The 
time the flip-flop spends in the 1 state i s  equal t o  Ein x 25 ps :+ l . 7 . p ~  
o r  51.7 ps for the postulated two-volt input. 
gates both amplifiers, this system is  self-optimizing in that the ampli- 
f iers  a r e  ON (and thus consuming maximum power) only for the time 
interval required to  convert a particular voltage level. 
The amplifier output maintains this state until the 
in 
The second amplifier then s tar ts  to change state and, because 
2 
Since the flip-flop signal 
In the example shown, the flip-flop signal also controls a clock which 
supplies pulses at  a 2.5-Mc rate to an 8-bit counter. Thus, the count 
stored at  the end of a conversion cycle should be equal to 2.5 x [Ein x 
25 t 1.71, *1 count. An e r r o r  of four counts i s  introduced because of 
amplifier delays, but these delays a r e  repeatable. It  i s  possible to 
compensate for delays by initially resetting the counter to -4 rather 
than to zero. 
The clock-pulse burst can be generated in a number of ways. For  
example, a 2.5-Mc clock followed by a two-input AND gate could be 
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used. 
2.5-Mc clock might require as much as 5 m W  of power. 
proach i s  t o  gate the supply voltage to  a clock circuit in such a way 
that the clock requires power only when the conversion is in  progress,  
It is even possible to introduce a variable turn-on delay with such a 
clock, and the delay can be adjusted to compensate for the 1.7 - ps circuit 
delay. Clock circuit details a r e  presented in Chapter V .  
This would add to system average power consumption since a 
Another ap- 
After both amplifiers turn OFF,  the voltage ac ross  the 0,Ol -pF 
capacitor discharges to zero through the two 10-K res i s to rs  with a 0.2 ms 
time constant. 
and the system is ready to perform a new conversion at any la ter  t ime,  
Power requirements for  this system a re  computed as  follows. 
Assume conversions a r e  performed a t  the maximum allowable rate of 
500 complete 8-bit conversions per second. 
termined by input voltage and an expected value of two volts is  assumed, 
The ON-state power for both amplifiers is  30 m W  multiplied by the 
0.025 duty factor under these conditions, o r  750 pW. 
power requirement of 5 m W  when this circuit is ON adds another 125 pW. 
Power requirements a r e  increased because of current  in the two 10-K 
res is tors ,  and i t  i s  assumed that this current  as well as capacitor cur-  
rent is  supplied from 7 volts, since the -4 volt reference supply would 
probably be generated f rom a 7-volt supply. 
an average power consumption of l ess  than 200 pW. 
of the flip-flop, gate driver, and inverter should be l e s s  than 200 pW. 
The sum of these t e rms  yields a total expected power consumption of 
approximately 1.25 m W .  
The capacitor voltage is reduced to zero within 2 ms ,  
Amplifier ON time i s  de- 
An assumed clock 
1 
These elements contribute 
The requirements 
This circuit was not tested specifically, but an identical voltage-to- 
time conversion technique is used in  a multiplier-divider system de- 
scribed later  i n  this chapter. The results  of the multiplier-divider 
tes ts  indicate that rms e r r o r s  of l ess  than one bit should be possible 
in the case of 10-bit conversions with this basic system simply by 
increasing the clock frequency. 
This basic conversion technique is not new; 
several  commercially-available digital volt meters .  I have also built 
an e s senti ally identical c onve r te  r employing conventional oper ati onal 
amplifiers for use in a prototype space system. The complexity of a 
in fact,it is used i n  
\ 
I 
. .  
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system using conventional circuitry is greater than that of a system 
using gated amplifiers since accurate analog switches must be con- 
structed to perform the required switching. The power consumption 
of conventional systems is at least  a factor of 100 higher. 
i 
This system also illustrates gated integration and voltage -to-time 
conversion, and these basic operations a r e  often used in  more complex 
systems. 
fier a s  an analog integrator. 
specific initial conditions and the power economy made possible by 
gating, 
A gated integrator simply implies the use of a gated ampli- 
The advantages include ease of reset  to 
The duration of the logical 1 output of the flip-flop is proportional 
to Ein. A pulse with duration proportional to the ratio of two variables 
can be generated if the input to the gated integrator (shown as  a constant 
-4 volts in F i g ,  4-4) i s  made a second analog variable, 
general case of voltage -to-time conversion. 
This i s  the 
F. LOG A-D CONVERSION 
The system described in the preceding section provides linear A-D 
conversion; the binary number stored in the counter at  the end of a 
cycle is linearly related to the value of the voltage being converted. 
Log conversion, where the final binary number is proportional to the 
log of the voltage being converted, is preferable in certain applications. 
Consider, for example, a situation where an input variable with a 
1 
range of 0.4 volt to 4 volts is present and whezeacconversion which 
yields a round-off e r r o r  of less  than 10  percent of the magnitude of the 
variable i s  required. 
volt, a linear conversion resolution of 40 m V  is  required, and 7 bits 
a r e  necessary to represent the variable. 
Since the minimum value of the variable is 0.4 
Conversion of the form 
in  E 
0.4 ’ n = 1X.n - where n is the 
binary number and E. is the voltage being converted, permits a 5-bit 
representation with a round-off e r ro r  of l e s s  than 8 percent, 
duction in the number of required bits is significant, particularly in 
deep-space probes where power considerations limit telemetry ra tes  
to several bits per second. 
in 
The r e -  
* *  
i - 
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Log conversion can be realized with a system similar to that shown in 
Fig, 4-4 i f  the gated integrator i s  replaced with a gated amplifier used 
to  generate an exponential that increases with time. 
the conversion mentioned above, a 1-Mc clock could be substituted for 
the 2.5-Mc clock shown in Fig.  4-4, and the ramp generator replaced 
with a circuit which generates the voltage 
In order to provide 
4 7 .7  x 10 t, t >  
- = 0 . 4 e  out E 
It is possible to generate this type of increasing exponential with the 
gated-amplifier circuit shown in Fig. 4-5. 
nected as  a non-inverting gain-of-2 amplifier from the positive-gain 
input terminal to the output. 
the relationships are  
The amplifier itself is con- 
On the assumption of an ideal amplifier, 
dEl(t)  Eout(t) - EIW 
0.01pFx-  dt = 1 . 3  K and Eout(t) = 2El( t )  with the 
amplifier ON, yielding 
4 4 7 . 7 x  10 t - -  dE1 - 7 .7 x 10 E l ,  o r  E l  = k e  dt , 
where k i s  the initial voltage on the capacitor at  the time of gating. 
These equations neglect slight loading from the 220-K resistor  used for 
ini ti a1 - c ondi ti on biasing . 
This i s  a rather interesting feedback connection, in that negative 
feedback is used to  control accurately the gain from the positive-gain 
input terminal to the output, and then positive feedback i s  used around 
the resultant stable -gain amplifier to generate a growing exponential. 
The circuit shown in Fig. 4-5 was constructed. No  particular care  
was taken to select component values, and 10-percent tolerance passive 
components were used for a quick test ,  A 32-ps  gating pulse was used, 
and the bias voltage varied until an output of 4 volts was obtained 30 ps 
after amplifier turn ON. 
the photograph of Fig.  4-6. 
The resultant output waveform is shown in 
There seems to be no easy way to determine how closely this 
waveform approximates the desired exponential, other than building the 
entire log A-D converter and measuring accuracy. However, the oscillo- 
scope photograph indicates agreement to within the tolerance of the com- 3 
ponents used in the experiment. 
a 
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G,  FUNCTION GENERATION 
Generation of functions of the form Y = F ( X )  i s  a common data- 
processing problem, and gated amplifiers offer at  least  two methods 
for the generation of most functions where Y i s  a single-valued function 
of X .  One involves the use of cascaded gated integrators to generate 
outputs proportional to t ,  t , t , . .  . . A linear combination of these 
outputs provides a Taylor - ser ies  expansion of the required function with 
time as  the independent variable. 
proportional to X (determined by a voltage-to-time converter) in order 
to accomplish function generation. 
2 3  
The expansion i s  sampled at a time 
A second possibility exists if a differential equation with a solution 
Y = F(kt) can be found. 
using essentially standard analog simulation techniques, and the so-  
lution is sampled at a time proportional to x .  
these two methods is made on the basis of the relative ease of expansion 
of the required function. 
examples in this section, 
The equation i s  simulated with gated amplifiers 
The choice between 
Only the second method is illustrated with 
Either method can also be used to generate functions of the form 
X 
Z Y = F(- ), since i t  is possible to generate a pulse with time duration 
proportional to the ratio of two variables. Functions of negative argu- 
ments can be generated i f  some additional logic is included, 
k2X One simple case occurs when the desired function is Y = k e . 
1 
In this case a four-amplifier system is sufficient. 
a r e  used for voltage-to-time conversion, one a s  an exponential generator 
similar to that shown in Fig. 4-5, and one as  a sample-and-hold circuit. 
A somewhat more interesting example is the frequently encountered 
guidance problem of conversion from polar to rectangular coordinates, 
Given p and 6, X = p sin 6 and Y = p cos 8 a r e  required, While 
the simulation of this function using gated amplifiers has not been in- 
vestigated in detail, an abbreviated block diagram of a resolver which 
performs these operations is shown in F i g .  4-7. 
Two amplifiers 
In this figure,the 
details of stabilization for the four gated amplifiers a r e  omitted for 
simplicity . 
Operation is described with the aid of the waveforms shown in 
F ig .  4-7b. Initially, all amplifiers a r e  OFF, and the two shunt switches 
a r e  open. 1 Equilibrium i s  reached with a voltage proportional to the p 
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input across the capacitor in the feedback path of integrator B, and 
with zero voltage across  the capacitor in the feedback path of integrator 
A. These voltages a re  the initial conditions for the system when the 
amplifiers- turn  ON. 
t = 0, the voltage-to-time converter is triggered s o  that At time 
its output becomes t7 volts. (The circuit shown as part  of Fig. 4-4, 
with appropriate time-scale adjustment, can be used for the voltage- 
to-time conversion. ) At this time all four amplifiers gate ON and the 
shunt switches remain o en. The differential equation simulated by 
the four amplifiers i s  - 3. (-&) 'X = 0 .  With initial conditions 
a s  shown, the output of amplifier A i s  proportional to p sin - , 
while the output of amplifier B i s  proportional to p cos-. It should 
be mentioned that amplifier C,  which operates as a switch, can be 
eliminated i f  solutions of the form p sin ( - + ") are  acceptable. 
P 
t dt 
t R I C  
R1C 
RIC 4 
Al l  amplifiers remain ON until a time proportional to the input 
variable 8 .  At this time amplifiers C and D a r e  gated O F F .  These 
amplifiers a r e  no longer required and turning them OFF  reduces average 
power requirements. Amplifiers A and B remain ON, but shunt switches 
in  the input networks of these amplifiers reduce the current  into the 
feedback capacitors to zero. 
the voltages present at  the time the switches close, which are  propor- 
tional to p sin 8 and p cos B The values are  sampled by two sample- 
and-hold circuits and these circuits a r e  assumed to require a time 
interval T to obtain samples. At the end of the interval T, all ampli- 
f iers  a r e  turned OFF and the two switches are opened. The circuit 
then s tar ts  a transient which generates new initial conditions for the 
next cycle of operation. 
*, 
This causes the integrators to maintain 
The circuit can be used in  either of two ways. If p and 8 are  
continuously varying, the circuit can be triggered periodically at some 
frequency at leas t  10 times higher than any frequency components of 
the p and 8 variables. The outputs can be low-pass filtered to pro- 
vi de continuous r e  solution. 
A second method is used when new values for p sin 8 and p cos 8 
a re  required only a t  certain specific times, for example when trajectory 
. .  . 
-147- 
corrections a r e  attempted, 
required on a single -cycle basis.  
In this case the circuit i s  triggered when 
Accuracy and power requirements are largely dependent on the 
amount of time spent in  one cycle of computation. 
has not been built, i t  is similar to other systems which have been 
tested such as the multiplier -divider described later  in this chapter,  
Experience with the multiplier-divider and other similar systems indi - 
cates that e r r o r s  of l e s s  than 10 m V  should be possible for t ime- 
invariant inputs, and that the power consumption should be on the order 
of 1 mW for low-frequency operation. 
While this system 
This is an example of a gated-amplifier system which i s  less  com- 
I 
plex than a system using conventional analog techniques. 
used resolver implementation performs the sine-cosine expansion with 
nonlinear diode networks, and uses quarter -square multipliers to 
provide multiplication by p .  
amplifiers (loading considerations can increase this number to 15) and 
"6 nonlinear diode networks (2 for the sine-cosine expansion and 2 in  
each of the multipliers). The gated-amplifier realization requires 8 
amplifiers, and the required ancillary circuitry i s  l e s s  complex and 
more stable than diode networks. 
One commonly 
This approach requires at  leas t  9 operational 
One reason for  the simplification afforded by the gated-amplifier 
method i s  that the two multiplications required for  resolution are  ac-  
complished by control of initial conditions. It i s  evident that this ap- 
proach can be used to generate any function of the form Z = YF(X)  i f  
F(X)  can be represented as  the homogeneous solution of a linear dif- 
f e re  n ti a1 e qua ti on. 
H.  DIGITAL-TO-ANALOG CONVERSION 
Two of the more complex systems, a digital-to-analog (D-A) con- 
verter  and a multiplier-divider, were constructed and tested as part  
of the experimental program. 
for the following reasons: 
These systems were selected for  testing 
1. They include all the basic techniques described ear l ier  in this 
chapter such a s  sampling, leak back, voltage-to-time con- 
version, integration, and switching, and thus serve to demonstrate 
a 
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2. 
3 .  
4. 
the feasibility of these methods as well a s  that of the par-  
ticular overall system. 
These two operations a re  representative of the degree of dif- 
ficulty associated with typically encountered data-proce ssing 
requirements, 
These systems provide adequate testing of most ancillary 
circuits required for system realization with gated ampli- 
f iers .  
Both systems can be constricted with the number of ampli- 
fiers built for the experimental program. 
The D-A converter described in this and the following section has 
several interesting features. 
digital data, which i s  the form generally provided by telemetry trans-  
missions. No temporary flip-flop storage i s  required and this results 
in a less  complex realization than other methods. 
spacing between subsequent bits i s  unimportant. However, a simul- 
taneous synchronizing pulse train which provides pulses at  every 
possible bit location i s  required, 
a r e  required to change the number of bits which the system converts. 
If four synchronizing pulses a re  supplied to the system it  functions as 
a 4-bit converter; if 10 synchronizing pulses a r e  applied it functions 
as  a 10-bit converter. 
I t  provides direct conversion of sequential 
The actual time 
No circuit modifications whatever 
The interconnection used for this system i s  shown in Fig.  4-8. 
Circuit operation depends on the generation of a waveform which has 
values of 4, 2 ,  1, 0.  5, . . , volts at  the times when a bit in the input 
word i s  present. A connection similar to the sampling-mode inte- 
grator described in Section D totalizes the values of the waveform at  
all times when a logical 1 i s  present in  the input word. Leak back in  
the totalizing circuit provides a gain of one half, with the result that 
the most significant bit has a d u e  of 2 volts, a level compatible with 
maximum gated-amplifier output voltage. 
Details of the process a r e  described with the aid of the waveforms 
included in Fig. 4-8. 
to shm'c lea r ly  details of operation during the ON t ime , )  An 8-bit 
conversion i s  used as an example and therefore 8 sync pulses a r e  
(The time axis is distorted in these waveforms 
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a shown. 
prior to the s tar t  of the conversion cycle. 
the two capacitors connected to amplifier A to the -4 volt reference 
through a shunt switch. 
a r e  discharged simultaneously through a second shunt switch. 
rese t  pulse is applied for  an@ interval greater than 10 ms to insure com- 
A reset  pulse is applied to the system at some arbi trary time 
This rese t  pulse charges 
The two capacitors connected to amplifier C 
The 
pletion of the rese t  transient. 
Amplifier A is considered first .  This amplifier is gated ON for == 
a 10-ps interval following the application of each sync pulse, and is 
connected as  an inverting unity-gain amplifier with leak back. 
volts i s  stored on both capacitors at the time the first sync pulse is  
applied, 
output i s  forced to t 4  volts, and the 0.1-pF capacitor charges toward 
this value when the amplifier is ON. The ON state is maintained for 
10 ps in order to complete charging of the 0.1-pF capacitor and to in- 
sure the correct  output voltage for the summing circuit.  
some decay of the -4 volts held on the input capacitor during the time 
that amplifier A is ON because of current  supplied to the 2.4-K input 
resistor ,  and this decay causes a 1.5-percent change in the voltage 
on the input capacitor. The output of the amplifier tracks this change. 
However, this voltage decay is controlled only by an r - c  t ime constant 
and the time that A i s  ON, and i s  therefore repeatable. 
can be compensated for by slight modification of the reference voltage 
and thus introduces negligible e r ro r .  
Minus 4 
Since the amplifier is connected as a unity-gain inverter,  its 
Q 
There is 
The decay 
0 
Amplifier A gates OFF 10 ps after the leading edge of the f i rs t  
sync pulse, and at  this time -4 volts i s  stored on the 0.3-pF capaci- 
tor  and 4-4 volts i s  stored on the 0.1-pF capacitor. A leak-back process 
reaches equilibrium with -2 volts stored on both capacitors. 
time constant associated with leak back is 0.36 ms, so that the leak- 
back transient is completed before the second sync pulse is applied. 
The 
’ 
When amplifier A gates ON in response t o  the second sync pulse 
i ts  output i s  driven to t 2  volts. 
reaches equilibrium with -1 volt s tored on both capacitors. 
pattern’repeats for 8 cycles, (at leas t  in the case of 8 sync pulses as  
shown) with successive voltages of t 4 ,  t 2 ,  $1, t 0 . 5 ,  . . . present at the 
output of amplifier A during the times this amplifier i s  O N .  
The leak back following this cycle 
The 
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Amplifiers B and C a r e  operated in a modified sampling-mode 
i 
integrator connection, similar to that shown in Fig. 4-3. These two 
amplifiers a r e  gated ON only following application of a 1 pulse in the 
input-word pulse train, and this pulse train is assumed to be supplied 
in natural-binary code with the most significant bit f i rs t .  
The two storage capacitors associated with amplifier C a re  dis- 
charged during reset .  
(101010), and therefore amplifiers B and C a r e  gated ON with the f i rs t  
sync pulse. At this time the output of amplifier A is t 4  volts, and this 
value i s  t ransferred to the positive-gain input of amplifier C forcing the 
amplifier to  store t 4  volts on the 0.1-pF capacitor connected to i t s  out- 
The first binary digit i s  1 in the example shown 
put. 
Amplifiers B and C a r e  gated OFF 8 ps after application of the f i rs t  
pulse (this time i s  purposely l ess  than the ON time of amplifier A to in- 
sure that the output of A is the desired value when B and C turn O F F ) ,  
and a t  this time 4 volts is stored on the capacitor connected to the 
output of amplifier C ,  while zero i s  stored across the capacitor at the 
input of this amplifier, 
sults in a final voltage of t 2  volts on both capacitors. 
stant of this leak-back transient i s  0.52 ms .  
Leak back between these two capacitors r e -  
! 
I The time con- 
Amplifiers B and C a r e  not gated ON at the time of the second sync 
pulse (the second binary digit is 0), but a re  gated ON with the third 
sync pulse. At this time the voltage across  the capacitor at the input 
of amplifier C is t 2  volts while the output of amplifier A (and thus B) 
is t1  volt. Therefore, t 3  volts is stored on the capacitor connected 
to the output of amplifier C .  Leak back during the interval between the 
third and fourth sync pulses results in a final value of 2 .  5 volts stored 
on both capacitors. The process continues, adding a voltage equal 
to 4(1/2)n volts to the output for a logical 1 value of the nth bit in the 
input word, In the example shown, the final value i s  2.65625 volts. 
I. TEST RESULTS WITH THE DIGITAL-TO-ANALOG CONVERTER 
The system shown in Fig. 4-8 was constructed with ancillary 
circuits and feedback components for the gated amplifiers located on 
two special-purpose interface boards. 
t rans is tors  were used as the shunt switches. 
Simple grounded-emitter 
1 
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The three amplifiers used were balanced for zero drift refer red  to 
Only two adjustments were the input prior to connection to the system, 
performed on the completed system. The 0.3-pF capacitor located at 
the input terminal of amplifier A was trimmed so that successive sync 
pulses provided reduction of the voltage stored on the capacitors by 
exactly a factor of one half. 
with a 00000000 digital input word applied. 
should be a result  of offsets in the switch which discharges the output 
capacitor, 
with the saturation voltage of the transistor used as the switch. 
should be possible to reduce this offset to l ess  than 100 pV through use 
of an improved switch as described in Chapter V. 
The system was then operated normally 
Any output in this case 
An offset of 6 mV was noted and this value is consistent 
It 
A 11 11 11 11 digital input word was applied to the system and the 
reference voltage adjusted to produce an output of 3.990 volts. This 
corresponds to the desired output for this input (3.984 volts) plus the 
6 -mV switch offset. 
offset .from the experimental results,  since this offset appears as a 
6 -mV t e r m  added to every output voltage. 
This technique permits elimination of the switch 
The instrumentation used to measure output voltage was identical 
to that used for the sample-and-hold circuit, a Keithley model 610B 
electrometer used as a preamplifier for a digital voltmeter, In con- 
t ras t  to the case of the sample-and-hold circuit where comparisons 
between input and output were made and therefore only repeatability was 
important, the accurate measurement of e r r o r s  of the D-A converter 
requires linearity of the measuring equipment. 
available to  permit calibration, but experience with the test equipment 
indicates that the e r r o r s  inherent to the measurement method a re  
2. mV to 3 m V .  
No standard was  
The system was then tested for 29 different digital input words, 
(These were the only possible input words which could be generated with 
the available test  equipment. ) The maximum deviation from a t 6  m V  
e r r o r  (expected because of switch offsets) was 5 m V ,  and the r m s  
deviation was 2 m V .  
tinuous operation (with no readjustment of any kind) and identical e r r o r  
statistics were obtained, 
The tests  were repeated after one week of con- 
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I 
c, 
The results indicate that the system shown in  F ig .  4-8 is sufficiently 
accurate for  8-bit conversion even with the 6-mV switch offset, since 
the least  significant bit in  this case corresponds to a voltage of 15.6 mV. 
If a better switch were used, the expected conversion e r r o r  would be 
l e s s  than the value of the least  significant bit of a 10-bit conversion. 
The reason for this type of accuracy is that most  system e r r o r s  
show up only as scale-factor changes and a r e  therefore eliminated by 
adjustment of the reference supply voltage. 
cluded in the category are :  
Examples of e r r o r s  in-  
1.  
2.  
Deviations from the ideal gain of -1 fo r  amplifier A.  
Discharge of the 0.3-pF capacitor connected to  amplifier A 
during the ON time. 
3 .  Piglectric absorption in all capacitors. 
4. Finite common-mode rejection ratio of amplifiers B and C .  
5. Changes in the voltage across the capacitor connected to the 
input of amplifier C as a consequence of current through the 
8.2-K resistor  during the ON time. 
6 ,  Capacitor voltage changes because of charge dump at  turn 
O F F  a r e  a t  leas t  partially compensated. 
) *  
The only significant source of e r r o r  which cannot be compensated 
fo r  is drift referred to the input of the amplifiers. 
amplifiers have an input drift equal t o  Ed. 
tion since the drift performance of all amplifiers i s  similar for  either 
Assume that all 
This is a realistic assump- 
variations in  tempera$ure or variations in  supply voltage. 
causes a deviation from the ideal output voltage in  the case of amplifier 
A of 1. 5Ed t 0.5 nE 
contribute a direct e r r o r  equal to Ed on each cycle. 
e r r o r  is predicted by summing the magnitudes of these e r r o r s  for every 
cycle with a logical 1 present in the input word, and the resultant sum 
is reduced by a factor of two because of the leak-back attenuation a s -  
sociated with amplifier C.  Maximum e r r o r  wi l l  occur for  a 11111 111 
input, and the magnitude of this e r r o r  should be approximately 25Ed 
for this input. 
for  an amplifier drift of *lo0 pV, the typical drift expected over a O°C 
This drift 
on the nth cycle. Amplifiers B and C each d 
The expected 
This calculation predicts a maximum e r r o r  of *2 ,5  m V  
* .  
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to t5OoC temperature range. While this system was not temperature 
tested, the supply voltage was changedin order to cause a 100-pN drift .  
No  measurable change in the e r r o r  statistics was observed. 
In addition to the e r r o r s  listed above, there is another e r r o r  which 
increases proportiondly to the time that the output is held following com- 
pletion of conversion. 
mum room-temperature OFF -state leakage current of 5 x 10-1 'A,  
This drif t  rate is 0.4 m V  per second for the maxi- 
Power consumption for the system i s  a function of the input word, 
since the voltage change across  the capacitors connected to amplifier 
C and the time this amplifier is ON depend on the input, 
power consumption occurs for a 11 11 11 11 digital input word. 
system was tested by repeatedly applying a 11 11 11 11 input during a 
40-ms interval and then resetting for  a 40-ms interval. This results in  
an average conversion rate of 100 bits per second. In the experimental 
configuration the power required to rese t  the capacitors associated with 
amplifier A to the reference voltage and the power required to activate 
the switches was supplied by test  equipment and i s  not included in the 
following calculation. This power i s  l e s s  than 25 percent of the total. 
Worst-case 
The 
The 
de riving 
cycle as 
1. 
2.  
3 .  
4. 
5. 
The 
j 
remaining system power consumption is calculated by f i r s t  
the energy required during one complete 80-ms conversion 
follows : 
The total amplifier ON time for all three amplifiers i s  210 ps 
per cycle, and this results in  an energy requirement of 3 .  5 
mi c r oj oule s . 
OFF-state power requirements for the 3 amplifiers add 12 
microjoules per cycle. 
The total charge supplied to capacitors is  2.4 microcoulombs 
(0.6 pF x 4 volts), This requires 16. 8 microjoules f rom the 
t7 volt supply. 
Approximately 1 microjoule per cycle i s  dissipated in various 
res is tors .  
The logic circuits require 12 microjoules per cycle. 
total energy per 80-ms cycle f rom the sources l is ted above is '1 
i 
45 microjoules s o  that the average predicted system power requirement 
i s  560 pW. 
1 
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ci 
The measured power consumption under these conditions was 700 pW, 
and the difference between these two figures has never been completely 
resolved, Some of the difference is probably a consequence of moderate 
overshot on various amplifier outputs which increases power because of 
increased average output current.  
J, MULTIPLIER-DIVIDER 
The second gated-amplifier system which was tested is a multiplier - 
divider. The system is shown diagramatically in  Fig. 4-9. This 
system provides ratios of the form - xy where X,  Y ,  and Z are  all 
analog variables and is a type which is commonly known as a two- 
quadrant multiplier-divider, In this system, Y can have any value 
between *4 volts, but the X variable is limited to a single polarity. 
The range of the Z variable i s  restr icted to the range of 1 volt to 4 
volts in order to prevent saturation because of division by too small a 
number. The restriction to single polarity of the X variable can be 
circumvented with additional circuitry, and details of one method for 
accomplishing this a re  presented la ter  in this chapter. 
Z '  
The basic operation of this circuit is as follows. A voltage-to-time 
conversion is performed and this conversion i s  essentially identical to 
that shown in F i g .  4-4, except that the integrator is supplied with a 
variable input rather than the constant -4 volts shown in Fig. 4-4, 
X The result i s  that a pulse with a duration proportional to the ratio 
i s  generated. A second integrator with an input equal to Y is  gated 
X ON for a period proportional to z . This integrator provides a final 
output proportional Ey and this output is sampled. 
operated repetitively at a frequency approximately 10 times higher than 
expected input frequencies and the sampled signal is filtered to provide 
continuous mu1 ti pli c ati on - di vi si on. 
The system is Z 
Details of system operation are explained with reference to the 
waveforms included in Fig. 4-9b. 
at a 1-Kc rate.  
average power consumption and maximum allowable input frequencies. 
The first clock pulse shown in  Fig. 4-9 occurs at time 
this time the three input variables a re  assumed to have values of X ( O ) ,  
The circuit is triggered periodically 
This rate was selected a s  a compromise between 
't = 0 .> At 
-1 56- 
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Y(O), and Z(O), and it is further assumed that the three inputs remain 
constant from t = 0 to at least  t = 100 ps, 
i 
Gated amplifiers A and B a re  combined with a flip-flop in a 
voltage-to-time conversion loop. 
in Fig. 4-9 it can be shown that, aside from circuit delays, the length 
With the element values indicated 
of time that the flip-flop remains in the logical 1 state i s  -X(O) 
4 x  104z(0) 
The element values a r e  selected with the assumption that the X and Z 
variables a re  limited to  the ranges ]iv< Z < 4V, and -4V < X < 0 .  
maximum length of the flip-flop output pulse is thus limited to 100 ps. 
The 
Gated amplifier C i s  connected a s  a gated integrator,  At time 
t = 0 this amplifier i s  gated QN and a t  this time the voltage across the 
feedback capacitor is zero because of the res is tors  connected around 
the amplifier. The switch included in the input network of this inte - 
grator is open at  t = 0 s o  the output of amplifier C becomes a ramp 
with a slope equal t o  -10 4 Y(0)  volts per second. At time t = -X(O) 
4 104z(0) ’ 
amplifiers A and B a r e  gated O F F  since they a re  controlled by the flip- 
flop in the voltage-to-time converter. 
required and gating them OFF reduces power consumption. 
flop transition from 1 to 0 tr iggers a 5-ps one-shot multivibrator. 
The gate of amplifier C is controlled by the logical combination of a 
flip-flop 1 OR a 1 from the one-shot and thus amplifier C remains ON 
until t = 
network of amplifier C shorts out with the one-shot pulse s o  that a 
voltage equal to 
the 5-ps interval. 
i s  gated directly f rom the one-shot. 
These amplifiers a r e  no longer 
The flip- 
-x(o) C 5 ps. However, the shunt switch in the input 
4 1o4z(o) 
x(o) i s  held at the output of amplifier C during 
This value i s  sampled by gated amplifier D, which 
4Z(O) 
At the end of the f i rs t  cycle of operation the voltage stored on the 
x(o) ‘(O) . It should 0.1-pF hold capacitor connected to amplifier D is 
be noted that while a time interval of 7 ps has been suggested for Sam, 
pling with a 0.1-pF capacitor, this time is required only i f  a full 8-volt 
change is expected across the hold capacitor. The allowable frequency 
of input signals limits the maximum voltage change across the 0.1-pF 
capacitor to l ess  than 3 volts in this application, and this permits the 
4ZtO) 
shorter sampling interval. 
a 
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The entire cycle is repeated in response to the second clock pulse 
which occurs at t = 1 ms, s o  that the voltage stored at the output of 
4Z(1 ms) the sample-and-hold circuit becomes 
x(l ms) y(l  ms) at this time. 
The process continues, and a new value is computed at 1-ms intervals,  
There a re  obviously a number of possible modifications of the 
basic system. 
1 XY changing the integrating networks. The nominal scale factor of - - 4 z  
was selected in conjunction with the minimum assumed value for Z of 
1 volt in order to yield a 4-volt output with X = -4 volts, Y = 4 volts, 
Z = 1 volt. The frequency of operation can be varied, with frequency 
increases leading to higher-bandwidth operation at the expense OX power 
dissipation, 
allowable ratio of - (100 ps in the system of F ig .  4-9) can be changed, 
Decreasing this time interval leads to lower power dissipation (providing 
operating frequency is not changed) but increases the e r r o r s  associated 
with fixed switching delays. 
For  example, scale factor can be changed at will by 
Similarly, the time interval corresponding to  the maximum 
X 
z 
The technique illustrated in Fig. 4-9 is not the only method that 
can be used to perform multiplication and division using gated ampli- 
f ie r s ,  
voltage-to-time converter discussed in  Section F. Suppose that ratios 
of the form Z = are  required. A separate log voltage- 
to-time converter could be used for  each variable, and logic circuits 
arranged s o  that a pulse is obtained with a time duration proportional 
to the log of the X ' S  minus the log of the Y ' s .  An exponential gener- 
ator as shown in F i g .  4-5 would be operated fo r  this time interval and 
i t s  output sampled at the end of the interval to provide a value pro- 
portional to the desired ratio. This method should save amplifiers 
compared with the method shown in Fig .  4-9 fo r  certain types of ratios. 
(For example, when some of the terms appear to powers greater than 
unity, adjustment of relative time scales will provide some of the r e -  
quired products. 
integral powers of a variable.)  In the case of a ratio 
A rather interesting technique involves the use of the log 
X1X2' .  .x n 
Y1Y2. ' Y m  
This method can also be used to generate non- 
of the form 
I) xy , however, the method shown in Fig .  4-9 provides a simpler real i-  
Z 
zati on. 
. . .  
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K .  FILTERING TO PROVIDE A CONTINUOUS OUTPUT 
A low-pass filter is shown in Fig. 4-9 and this filter i s  used to 
i 
smooth the sampled output, 
mum of 100 ps, the system can be approximately modeled as shown in 
F i g ,  4- loa.  In this representation, an ideal multiplier-divider i s  
followed by a sample-and-hold circuit. 
can be represented as  an impulse modulator operating at  the sampling 
rate (1 Kc) followed by a network with an impulse response which i s  a 
rectangular pulse with a duration equal to the inter-sample interval.  
Since one cycle of operation las ts  a maxi- 
The sample-and-hold circuit 
The output of the system prior to filtering for one possible set  of 
XY 
Z inputs that yield an ideal ratio - = sin ot i s  shown in Fig. 4- lob. P t  
i s  assumed that w i s  much lower than 2r x 10 radians per second. 
The sampled output in this case can be represented a s  the ideal output 
delayed by an amount equal to one half the inter-sample interval ( 0 . 5  ms), 
In addition to this fundamental there is sampling noise with major com- 
ponents located at  the sampling frequency plus and minus W. 
shown in general that the sampling operation characteristic of gated- 
amplifier systems can be represented (at  least  for any signal with all 
frequency components low compared to the sampling frequency) as  a 
delay equal to one half the inter-sample interval  plus additive sampling 
noise which is dependent on the exact nature of the input, 
3 
It  can be 
An evident question i s  what type of filter should be used t o  best 
It should be possible to find a physically- recover the ideal signal. 
realizable filter which (at  leas t  if delay is  tolerable) completely recovers 
the ideal ratio providing this ratio contains no frequency components 
greater than one half the sampling frequency, and a filter transfer 
function which accomplishes this is shown in  F i g .  4-1Oc. 
Realization of the exact filter transfer function shown in F i g .  4-1Oc 
is impossible without infinite delay, and furthermore, close approximation 
of this function is complex. However, one transfer function which has 
the same general shape as that shown in Fig, 4-1Oc and which is easily 
realizable without any active devices is a two-pole filter with a t rans-  
fer function of the form 
1 
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This filter can be realized with an r -I -c circuit connected to the 
output of the sample-and-hold circuit shown in Fig, 4-9. 
capacitor used is much smaller than 0 . 1  -pF, no significant loading 
is introduced. The increase in  amplitude at low frequencies which is 
evident in the ideal transfer function can be approximated by adjusting 
the damping ratio of the two-pole filter.  
1 natural frequency is proportional to - 
Even better approximations to the ideal-filter characteristics should 
Providing the 
The attenuation past the 
2 .  
S 
be possible by cascading several second-order f i l ters .  However, since 
the delay of such a casade filter increases and since loading becomes a 
greater problem, this approach was not tried. 
Selection of an for the two-pole filter involves compromising 
of 2 x 10 
bandwidth for reduced ripple at the sampling frequency. 
w 
promise. 
l e s s  than 4 percent of the magnitude of a 100-c/s input signal, 
A value for 
radians per second was selected as a reasonable com- 3 n 
This value insures peak e r r o r s  from sampling noise of 
After the natural frequency has been selected i t  is possible to 
I choose a damping ratio in  order to match the ideal filter character-  
is t ics  as  follows. The ideal filter characteristics a r e  
1 0 1 ~ ~  
1-e-10- 3 s 
(The normalizing factor of 
gain of unity. ) 
for the exponential, and retaining the first two non-zero te rms .  
result  is that 
is included to  provide a zero-frequency 
The magnitude can be approximated by using the ser ies  
The 
This expression is valid for w < 1 .5  x l o 3  radians per second. 
aid of this approximation, it.can be shown that the amplitude character-  
ist ics a r e  matched at low frequencies by a two-pole filter with a natural 
frequency of 2 x l o 3  radians per second and a damping ratio of 0 . 6 .  
With the 
’ )  With this type of filter,  the function performed by the multiplier- 
divider can be represented a s  shown in  F i g .  4-10d. This model i s  
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valid only for low frequencies and does not model the high-frequency 
noise which results from the sampling operation. 
The product of the amplitude characteristics of the two frequency- 
dependent elements is unity within *3 percent from zero frequency to 
10 radians per second. 
1 , 2  x x a, where w is the frequency into the two frequency- 
dependent elements, and this expression is also valid to l o 3  radians 
per second. Thus, for most purposes, it should be possible to model 
the system of F ig .  4-9 as an ideal multiplier-divider system followed 
by a pure time delay equal 1.2 ms .  
3 The total phase shift in radians is approximately 
A filter of this type was constructed using a 0.01-yF capacitor, a 
The filter was connected to the 25-Hy inductor, and a 56-K res is tor ,  
output of the multiplier for tes t  purposes. 
25 Hy inductor in a space experiment may seem somewhat remote. 
However, at  leas t  one manufacturer offers a ser ies  of variable induc- 
tors which are  available in values up to 300 Hy. 
occupy a volume of l e ss  than 1 .5  cubic inches. 
cannot be used in high-Q circuits,  they seem ideal for heavily-damped 
filters such as  those required f o r  the multiplier-divider, These same 
inductors could be used as filter elements in any gated-amplifier 
system where smoothing is required to provide a continuous output, 
such as the sampling-mode integrator described ear l ier  in this chapter. 
The possibility of using a 
All  of these units 
While these inductors 
L .  TEST RESULTS WITH THE MULTIPLIER-DIVIDER 
The system shown in Fig .  4-9 was constructed and tested for 
accuracy and power consumption. 
constructed on two interface boards, 
with the four gated amplifiers as shown in Fig. 3-2. 
made to select components, since any variation in feedback-and storage- 
element values should show up only as  changes in scale factor. 
The required ancillary circuits were 
These boards were interconnected 
N o  attempt was 
The circuit shown in F i g ,  4-9 was tested for static accuracy (all 
inputs time invariant) by applying all 100 possible inputs corresponding 
to permutations of X = 0, -1, -2, -3, - 4  volts, Y = t4 ,  t 2 ,  0, -2, -4 
volts and Z = 1, 2, 3, 4 volts. No adjustments of any kind were made 
prior to testing. The complete results are  shown in Table 4-1. If it 
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Table 4-1 
Measured Output Voltages for Multiplier -Divider System 
x (volts ) --w 
4 1  
2 
3 
4 
1 
2 
3 
4 
* 
1 
2 
3 
4 
1 
2 
3 
4 
z (volts) 0 - 1 - 2  - 3  - 4  
Y (volts) 
Y = + 4  
- . 0 6 8  - . 9 9 0  - 1.937  - 2 .890  - 3 .848  
- . 0 5 8  - . 5 1 3  - . 9 8 8  - 1 .463  - 1 . 9 3 9  
- . 054  - . 354  - . 6 7 0  - . 9 8 8  - 1 .304  
I Y = + 2  - .  029 - . 2 5 5  - 492 - . 7 3 0  - . 967  
J 7 . 0 2 6  - . 176  w.333  - . 4 9 1  - . 651  - . 023  - . 1 3 6  - . 2 4 9  - . 3 7 1  - . 4 9 1  
ALL VALUES LESS THAN 0.001 } Y = O  
. . 035  , .493 .967  1 .445  1 .922 
Y = - 2  
. 648  
. 488  
. 030 1 254 .491  . 730  
.027  . 1 7 5  .332  . 490  
. 026 . 136  , 2 5 3  .371  
. 071 . 986 1 .932  2.886 3 .843  
. 062 .512 . 9 8 5  1 .459  1 . 9 3 5  
. 058 * 355 , 6 7 0  . 985  1 .302 
. 0 5 5  . 2 7 5  .511 .748  , 9 8 5  
Y = - 4  
* 9 6 4  ~ 
, I .  
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is assumed that the scale factor* of the multiplier-divider is such that 
the output is 
bination X = 0, Y = -4, Z = 1. 
xy 
4.13 Z ' a maximum e r r o r  of 71 m V  occurs for the com- 
An e r r o r  analysis for the system of Fig. 4-9 has not been performed, 
However, the major source of e r r o r  can be determined from the data 
shown in Table 4-1. 
amplifiers C or D (Fig. 4-9) are  responsible, since these would show 
up in two ways not evident from the data. Fi rs t ,  the output would not 
be zero for Y = 0, and second there would not be symmetry about 
Y = 0. The data show excellent symmetry about Y = 0.  All  outputs 
for X, Y, Z agree with those for X, -Y, Z within 5 m V .  The 5-mV 
maximum deviation i s  easily explained in t e rms  of instrumentation 
e r r o r s .  The same considerations eliminate shunt-switch offset as a 
possible cause of the e r r o r .  
I t  is highly unlikely that offsets of any kind in 
Unless i t  i s  assumed that there is some fundamental difference be- 
tween amplifiers A and C ,  (highly unlikely because of the extensive 
testing of all amplifiers) the e r r o r  cannot be explained in terms of 
offset in amplifier A,  Similarly, d-c offsets in the threshold detector 
large enough to give e r r o r s  of the magnitude shown a re  not substanti- 
ated by measurement. 
The only realistic possibility i s  some type of time delay. Experi- 
mental evidence excludes the possibility of differences between the 
turn-on times of amplifiers A and C large enough to cause e r r o r s  of 
this magnitude. All logic circuits have transition times and propagation 
delays under 10 ns, and this could not result in the observed e r r o r s .  
The only remaining possibility is a time delay in the threshold detector, 
or more accurately, a delay between the time when the two inputs to  
amplifier B are equal and the time that the flip-flop resets .  
- The result of such a time delay would be to leave amplifier C 
integrating for too long a period, s o  that the system output would be 
96 
The nominal design-center scale factor for the system shown in Fig,  4-9 
XY 1 
4z .  The actual scale factor differs from - 4 is such that the output is -
because of the tolerance of the passive feedback components. 
ference does not indicate any e r r o r ,  since scale factor can be adjusted 
at  will over a wide range of values, 
This d i f -  
1 
. .  
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related to inputs as  
= K1( t K2td) Y , out E 
where t represents the delay time and K and K2 a re  constants, 
In order to explain the measured e r r o r s ,  td must have the following 
properties : 
d 1 
1. The delay time must be a function of the slope of the output 
of amplifier A, and must vary from approximately 1 .0  ps 
with Z = 1 volt to 0. 8 ps with Z = 4 volts. This is reason- 
able, since a larger Z input provides greater drive for the 
threshold detector. 
2.  An additional t e r m  of 0 . 6  ps is added for X = 0 because of 
This t e rm  does not appear the turn-on time of amplifier B.  
for  any value of X that results in amplifier B being active 
at the time that i t s  two inputs a r e  equal. 
Measurements, both in the system and with individual amplifiers 
operating a s  threshold detectors, indicate that a delay exists and that 
i t  does exhibit these characteristics.  
delay ar ises  primarily f rom the time required to charge the capacitance 
at  the base of Q5 (Fig. 2-18) and the values observed a r e  consistent 
with circuit parameters . 
Aside f rom turn-on time, the time 
While no compensating circuits to eliminate these sources of 
e r r o r  have been tested in the system, the desi-gnof such compensation 
i s  not particularly difficult. The effects of amplifier B turn-on delay 
could be eliminated by gating this amplifier ON several microseconds 
prior to the s ta r t  of the cycle. 
could be compensated for  by delaying turn ON of amplifier C an equal 
amount with a one-shot multivibrator. 
pensating delay should be varied with Z 
making one-shot timing-capacitor charging current a function of Z .  
Even if this feature were not included significant e r r o r  reduction should 
be possible. 
circuitry required to implement this type of compensation would be two 
one-shot multivibrators, one OR gate, one gate driver,  and the addition 
of an AND input to the gate shown~in Fig. 4-9. 
The other component of the delay time 
Ideally, the length of this com- 
and this could be done by 
Some further investigation shows that the net increase in 
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A 0 .9 -ps  fixed delay in the turn ON of amplifier C would result  in  
a correction t e r m  equal to 0 .009 Y added to all outputs. Similarly, 
turning ON amplifier B several microseconds early would result in  
adding another correction t e r m  of 0.006 Y for X = 0. 
The experimental data presented in Table 4-1 was corrected by the 
amount given above, and this modified data i s  presented as the top f ig-  
u re  in each box of Table 4-2. The correction te rms  which would be 
realized by including the additional logic circuits a re  the only changes 
between this part  of Table 4-2 and Table 4-1, 
each box of Table 4-2 is the ideal ratio,  assuming a scale factor such 
that the output equals 
of the e r r o r  expressed in millivolts. 
The second i tem in  
The third i tem shows the magnitude XY 4 . 2 1 2  * 
Note that with this very simple compensation i t  should be possible 
The average e r r o r  magnitude i s  to seduce maximum e r r o r  to 12 m V .  
2.1 m V ,  while the r m s  e r r o r  i s  3 .1  m V .  
have not been verified experimentally, there i s  no reason why the 
suggested modifications should not yield e r r o r s  of this order ,  
While these e r r o r  figures 
The implications of this type of accuracy, of course, extend far  
beyond the use of the gated amplifier in a multiplier-divider system 
Since the same general method is used in  other applications such as 
A-D conversion and function generation, the low e r r o r  of the multiplier- 
divider indicates that related operations should be possible with low 
e r r o r  a 
The dynamic performance of the multiplier -divider s y ~ t  e m  was 
tested as  follows. The Y input was an 8-volt peak-to-peak sinusoid 
with variable frequency. The X and Z inputs were adjusted to nominal 
values of -4 volts and 1 volt respectively, and the magnitude af Z 
altered slightly to yield an 8-volt peak-to-peak output at low frequency. 
The Y input and the system output a r e  shown in Fig. 4-1 1 for a 
number of different frequencies. 
these photographs to off set the inversion arising f rom a negative value 
of X.  ) The general behavior predicted in Section K i s  evident in these 
photographs. 
quencies in excess of 250 c/s a r e  reached. 
ultimate limit predicted by the sampling theorem.) 
frequencies, the system behaves essentially as a pure delay equal t o  
(The Y input has been inverted in 
There is little change in relative amplitude until f re-  
(This i s  one half of the 
F o r  all lower 
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Table 4-2 
Mult ipl ier  -Divider Output C o r r e c t e d  f o r  T ime  Delay, Ideal  Output, and E r r o r  
X(vo1ts) - 
- 1  - 2  - 3  
- .  954 1. 901 - 2.854 
- . 9 5 0  - 1.900 - 2.850 
4 1 4 
- . 4 7 7  - . 9 5 2  - 1 . 4 2 7  
- . 4 7 5  - . 9 5 0  - 1 . 4 2 5  
2 2 2 
w.318  - . 6 3 4  - . 9 5 2  
- . 3 1 7  - . 6 3 3  - . 9 5 0  
1 1 2 
- . 2 4 1  - . 4 1 5  - . 7 1 3  
- . 2 3 8  - . 4 7 5  - . 7 1 3  
3 0 0 
- . 4 7 5  - . 9 4 9  - 1 . 4 2 5  
- . 4 7 5  - . 9 5 0  - 1 . 4 2 5  
0 1 0 
- . 2 3 7 1  - . 4 1 4  1 - . I 1 2  
w.238 - . 4 1 5  - . I 1 3  m- - . 1 5 8  - . 3 1 1  - . 4 7 5  
ALL VALUES LESS THAN 1 MV 
5 1 0 1 
- 4  
- 3 . 8 1  
- 3 . 8 0  
1 2  
- 1 . 9 0  
- 1 . 9 0  
3 
- 1 . 2 6  
- 1 . 2 6  
1 
- .  952 
- .950  
2 
- 1 . 9 c  
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1. 1 ms, with the addition of some distortion o r  noise because of Sam- 
pling. The magnitude of this noise becomes larger  a s  the frequency is 
increased. 
the X input or  the Z input i s  varied sinusoidally about an operating 
point. 
,) 
This same general type of behavior is observed i f  either 
The frequency to which this multiplier-divider system can be used 
depends on the required accuracy. 
in Fig. 4-11, however, i t  seems that operation up to 100 c/s  is pos- 
sible in all but the most cri t ical  applications. In many typical space 
applications the distortion introduced at 200 c / s  or  250 c/s i s  tolerable. 
Simply from the waveforms shown 
In the design of a specific system, of course, sampling rate and the 
time duration of one cycle would be adjusted to the minimum values 
which yield acceptable performance a t  the maximum expected input 
frequency, and power consumption thus minimized. 
The power consumption of the system shown in F i g .  4-9 is strongly 
dependent on input voltages, since these determine the ON time of 
amplifiers A, B, and C ,  as  well as  the output currents  of all amplj- 
f iers .  
amplifiers remain ON no longer than necessary fo r  any combination 
of inputs. 
The system was designed to operate precisely this way s o  that 
i 
It i s  possible to predict power consumption fo r  any inputs, and 
this has been done fo r  two cases which represent the extremes.  The 
f i rs t  case consideredis  that of X F 0,  Y = 0, Z = 1 volt. The power 
requirement for  this combination i s  calculated as follows: 
1. Amplifiers A and B are  ON only 2 ps per cycle (the delay 
time of the threshold detector) and therefore a r e  operating 
a t  a duty factor of 0 .002 .  The average power consumption of 
these amplifiers is 80 pW, of which 50 pW represents OFF-  
state power consumption. 
2, Amplifiers C and D a r e  ON for 7 ps and 5 ps respectively, and 
require 155 pW and 125 pW of power. 
3 .  The logic circuits,  including the switch and gate drivers,  
require approximately 400 pW under these conditions, 
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The total predicted power consumption from these sources is 840 pW. 
The measured power consumption for this combination of inputs is 
approximately 1 m W .  
ver ter ,  probably ar ises  f rom some additional power which is dissi- 
pated by charging and discharging the capacitor connected to the output 
of amplifier D because of nonideal 
The difference, as in  the case of the D-A con- 
turn-on transients. 
The worst case power consumption was simulated with X = -4 
volts, Z = t l  volt and Y an 8 volt peak-to-peak 100-c/s sinusoid. 
The predicted power consumption is calculated below: 
1. 
2.  
3 .  
4. 
5. 
Amplifier A i s  ON 10 percent of the time. This duty factor 
plus the current required to charge the feedback capacitor, 
requires an average power of 1 .6  m W .  
Amplifier B i s  also ON 10 percent of the time, but most of 
the ON period i s  spent in a saturated condition where power 
consumption i s  only 5 m W .  
quires 0.55 m W  of average power. 
Amplifier C is ON 10. 5 percent of the time and requires an 
average power of 1.75 m W .  This figure includes the power 
required to charge the capacitor connected to Amplifier C ,  
The power consumption of the logic circuits i s  approximately 
0 , 6  m W  under these conditions. 
Most of the power requirements of amplifier D ar ise  from the 
power used to charge the two capacitors connected to i t s  out- 
put. The total capacitance i s  0.11 pF (a 0.1-pF hold capacitor 
plus a 0.01 -pF filter capacitor) and the total  voltage change for 
a 100 c/s, 8 volt peak-to-peak output i s  1600 volts per second. 
The average current  from the 7-volt supplies i s  0.175 mA, 
and therefore the power required for capacitor charging is 
1 .2  m W .  
add another 0 .  125 m W  to this figure. 
This amplifier therefore r e -  
Amplifier ON-  and OFF-state power requirements 
The sum of the power requirements listed above is approximately 
5. 7 mW, and this predicted value agrees with the measured value within 
experimental e r r o r s .  It i s  therefore concluded that the average power 
0171- 
i requirements for the multiplier-divider system a re  between 1 mW and 
6 m W  depending on operating conditions, 
M. 
i 
COMPARISONS BETWEEN GATED-AMPLIFIER AND QUARTER-” 
SQUARE MULTIPLIERS 
The most commonly used solid-state analog multiplier i s  the quarter - 
square multiplier. 
the relationship (X+Y)2 - (X-Y) = 4XY. 
used to perform the squaring functions. 
this type of multiplier requires three operational amplifiers and two 
squarers which can be passive. Some manufacturers use 5 o r  more 
amplifiers to reduce e r r o r s  from loading at  various points in the circuit.  
The operation of this type of multiplier depends on 
Diode function generators are  
The minimum realization of 
2 
Multipliers of this type a re  four-quadrant multipliers; both inputs 
may be of either polarity. 
factured since they can be constructed with an operational amplifier 
and a multiplier as a feedback element. 
Dividers a s  such a r e  generally not manu- 
The best specified accuracy for a commercially-available 10-volt 
quarter -square multiplier i s  a 10-mV maximum e r r o r .  
bandwidth of 1 Mc, (the - 3  dB frequency measured with a small sinusoid 
A small-si-gnal 
/ 
as  one input and a fixed bias level as the second input) i s  offered by one 
manufacturer, 
more common, 
multipliers exceed one watt. 
Small-signal bandwidths from 20 Kc to 100 Kc a re  
Typical power requirements for commercially-available 
A multiplier -divider using quarter-square techniques requires at 
leas t  7 amplifiers and 4 diode squaring units, and is therefore more 
complex than the gated-amplifier system. However, the conventional 
multiplier-divider can accept either polarity for both terms of the 
product. 
The maximum e r r o r  for a multiplier-divider realized by con- 
ventional techniques is twice that of the multiplier alone, and can be 
considerably l a rger .  Because caf the difference in output voltage 
range, the resolution (maximum output voltage divided by maximum 
e r r o r )  should be comparable fo r  conventional and gated-amplifier units 
This assumes that the delay correction procedure introduced ear l ier  
does improve the gated-amplifier system accuracy a s  predicted. 
1 
1 
Y 
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Once again the most significant tradeoff i s  between power and 
operating frequency; It i s  doubtful whether input frequencies above 
5 Kc could be processed with a gatedlamplifier mu1tiplier.divider for 
any possible increase in sampling frequency and decrease in amplifier 
ON time. However, the power consumption of the gated-amplifier 
system is approximately 3 orders of magnitude lower than conventional 
multiplier -dividers. 
N.  A METHOD FOR FOUR-QUADRANT MULTIPLICATION 
This section discusses a method that can be used to modify a gated- 
amplifier multiplier -divider for four-quadrant operation. The same 
general technique i s  applicable to other gated-amplifier applications 
such as, function generation for arguments of both polarities, 
The limitation of negative polarity only for the X input in Fig. 4-9 
can be circumvented by adding some additional circuitry a s  follows. 
The polarity of X immediately prior to the s ta r t  of a cycle can be de- 
termined with a second threshold detector. If X is negative the system 
remains unchanged, while i f  X is positive i t  i s  inverted before it  i s  
applied to the input of amplifier B, and simultaneously the input to 
amplifier C (the Y input) is inverted. 
There a r e  several methods for accomplishing the inversions. For 
example, two gated amplifiers can be used with parallel outputs and 
inputs. One amplifier i s  connected as  a unity-gain inverter and the 
other is connected for a non-inverting gain of unity. The gain of this 
combination i s  either plus o r  minus one depending on which amplifier 
is gated ON. 
A less  complex realization for a switchable inverter i s  shown in 
F i g ,  4-12. 
switch is closed. In this case,  the gain 
ilznpzifier char ac te r i s ti c s ) 
Assume that the gated amplifier i s  ON, ahd that the shunt 
is (assuming perfect Ein 
) = t 1  R1 + R 2  
R1 
R1 ' K R 1 t K R 2  
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- *  
s i  
fo r  any ratio of R1:R2. 
that 
With the switch open, it 
R2 + ZR1 R2 
2R1 2R 1 
1 - -  - -  out - R1 
E 
E in (R1 t RZ 
R2 = 0.309 R2,  the $5- 1 If R1 is made equal to 4 
open i s  -1. 
i s  possible to show 
gain with the switch 
Implementing the ability to handle both polarities for the X input 
would thus require three additional amplifiers, one as a threshold de-, 
tector and two as switchable inverters .  
possible t o  combine the threshold function with the existing threshold 
detector and save one amplifier, but I have not developed the details 
of this approach. ) 
multiplier-divider by approximately a factor of two, since the ampli- 
f iers  which a r e  added would be gated with the res t  of the system. 
0 .  
(It seems that i t  should be 
This should increase power consumption for the 
THE CONTINUOUSLY ON GATED AMPLIFIER 
All  the applications presented this far have involved the use of the 
1 
gated amplifier in a sampling mode, such that the amplifier remains 
O F F  most of the time. 
be used whenever possible in  order to minimize system power con- 
sumption. The disadvantage of sampling-mode operation i s  primarily 
that the bandwidth capabilities a r e  severely reduced from those of the 
gated amplifier in the ON state. 
This type of gated-amplifier operation should 
While a majority of space-system data signals can be processed 
with sampling techniques, certainly not all signals a r e  in this category. 
In the occasional situations where input-signal frequency precludes the 
use of sampling-mode operation, it i s  possible to use an ON-state 
gated amplifier in any way that an operational amplifier with equivalent 
performance can be used. 
the gated amplifier i s  at least  an order of magnitude lower than that of 
other operational-amplifier designs, a significant degree of power 
economy is retained. 
Since the ON-state power consumption of 
B In certain applications a third possibility exists which may permit 
\ 
I the use of a gated amplifier to process high-frequency signals with 
d 
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lower average power consumption, For example, scintillating crystals  
and photomultiplier tubes are occasionally used in  space experiments to 
detect energetic particles, gamma rays, or cosmic rays .  In such 
cases the photomultiplier pulse is  often l e s s  than 1-ps wide, and thus 
cannot be processed with sampling-mode operation. However, maximum 
pulse repetition rates a r e  often less  than 10 Kc. 
possible to detect (but not process) the occurrence of a signal at the 
photomultiplier tube. 
on time i s  introduced into the signal path with a delay line, the ampli- 
fier can be gated ON when the pulse is detected, and will be active and 
ready to process the pulse after i t  has been delayed. The amplifier i s  
then gated OFF and remains inactive until the next pulse arives. 
Suppose that it  i s  
If a delay greater than the gated-amplifier turn-  
P, NON-SPACE APPLICATIONS 
The major research effort with the gated amplifier has been specifi- 
cally tailored toward designing circuits and systems for data processing 
in space applications. 
of compromises which were included in the development of the ampli- 
f ier ,  particularly with respect to minimizing power consumption. 
Gated-amplifier designs a re  possible which should be useful in 
This design approach i s  manifested in the types 
earth-based analog computers, particularly in hybrid analog compu- 
t ati on whe r e  oper ati onal- amplifier contr ol i s accompli she d with di gital 
signals. In order to tailor a gated-amplifier design to these require-  
ments, increases in power consumption would be tolerated in exchange 
for greater output voltage range, faster turn ON, and possibly greater 
bandwidth in  the ON state, 
The applications of thesgated amplifier to hybrid analog computation 
One obvious application in- center on i t s  use as an electronic switch. 
volves use of a gated amplifier as a high-quality sample-and-hold 
circuit,  
to specific initial conditions. A hybrid computer i s  often operated r e -  
petitively, in which case the computer is cycled between two modes of 
operation, compute and reset .  The equation under investigation i s  
solved during the compute portion of the cycle, while initial conditions 
a r e  applied to integrators during the reset  cycle. 
Another frequent requirement i s  the rapid reset  of integrators 
It i s  desirable to 
3 
J 
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. “ i t  
i 
have reset  occur in minimum time so that the computer spends most 
of the time actually computing. 
A frequently used method for  switching between these two modes is 
shown in Fig. 4-13. With switch 1 closed and switch 2 open, the t rans-  
1 fer function of the operational amplifier is  E (t) = - - R I C F l ( t )  dt* out 
Reset is  accomplished with switch 2 closed and switch 1 open, in which 
case equilibrium i s  reached with E = -E The switches shown in 
the figure do not have power gain, but i t  i s  important for them to have 
a low ser ies  resistance when closed, and to have very high resistance 
when open. 
supplying high current to the capacitor. 
unity is  not required from this amplifier. 
out 2’ 
The booster amplifier i s  included to permit rapid reset  by 
Voltage gain greater than 
At leas t  in cases where compute and reset  a r e  the only two r e -  
quired modes, the functions of both the switches and the booster ampli- 
fier can be realized with a single gated amplifier. 
fier i s  connected for a non-inverting gain of unity and replaces the 
booster amplifier and switch 2 ,  
placed by a direct connection). 
operational amplifier functions as an integrator.  
amplifier ON, the output is forced to -E regardless of the input 
since the very low output impedance of the unity-gain gated amplifier 
prevents E l  
gated amplifier (which could be made even smaller in  this application 
where little output voltage range is required) should minimize another 
common problem of existing switch designs. 
The gated ampli- 
Switch 1 is eliminated entirely ( r e -  
With the gated amplifier O F F ,  the 
With the gated 
2 
from influencing the output. The low charge dump of the 
This technique has been tested using one gated amplifier as a r e -  
se t  switch and a second a s  the operational amplifier.  
this combination a re  essentially the same as  the times required for 
Reset times with 
sampling described ear l ier .  For example, if a 0.1-pF capacitor i s  
used around the integrator, a full 8-volt reset  can be accomplished 
in approximately 7 ps. 
than the reset  time normally specified fo r  conventional reset  methods 
under similar conditions. 
This is at least  an order of magnitude lower 
- 1 76- 
Eout 
Eout = - Ein with switch 
=+ E. with switch Eout in 
Fig. 4-12 Circuit which Provides Gain of ? 1 
open 
closed 
3 
Fig. 4-13 Method for Switching an Integrator 
between Integrate and Hold Modes 
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Another possible gated-amplifier application is in  the a r ea  of 
automatic programming of analog computers in response t o  digital 
commands. 
gramming i s  accomplished by physically interconnecting computing 
elements with wires on some type of a patching system. To date a 
minimum amount of actual programming i s  done by electronic control, 
primarily because of the economic problems associated with providing 
sufficient switching capacity, 
Even in  the case of hybrid computers, most analog pro- 
There are ,  however, several reasons why an electronically- 
controlled programming system is desirable: 
1. 
2 .  
3 .  
4. 
The manual labor and possibility of e r r o r  associated with 
hand programming i s  eliminated. 
The time required for many studies can be greatly reduced. 
Patching a one-hundred amplifier problem (which i s  not par-  
ticularly large for modern analog computers) requires several 
hours at  the very leas t ,  
ing the e r r o r s  made in programming. 
pleted, complete solutions can often be obtained at rates in 
excess of 100 per second. Thus, for many problems, actual 
solution times consume an insignificant fraction of the total 
time spent on the machine. 
There is the interesting possibility that, at least  for a large 
class of problems, the actual interconnection diagram can be 
developed directly from a problem statement in differential 
equation form with the aid of a digital computer. 
can then be implemented automatically an an analog machine 
if sufficient switching capability is available. 
Because of the high reliability typical of semiconductor com- 
ponents, the patching system is probably the least  reliable 
element of an analog computer system. 
wasted searching for poor contacts, broken patchcords, or 
other failures. Automatic programming can eliminate this 
r eli ability problem. 
Usually another day i s  spent discover- 
After this phase i s  com- 
The problem 
Much time i s  often 
, I  
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5. Present  operational-amplifier speed capabilities a re  severely 
restr icted by the patchboard system. While i t  i s  possible to 
design operational amplifiers which have cross-over frequencies 
(or -3db closed-loop bandwidths) in excess of 100 Mc, there is 
no patchboard system known which maintains adequate signal 
fidelity for signals in  excess of 1 Mc, Even i f  ringing, e tc . ,  
could be eliminated through use of a terminated cable inter - 
connection system (which isn't  practical because of impedance 
levels), time delays could cause instabilities for high-speed 
solutions. 
The only way to circumvent this problem seems to be the 
design of very small  (probably in integrated circuit form) 
ope r ati onal ampli fie r s and a s  soci ate d ele ct r oni c pro g r  ammin g 
switches s o  that an entire computer occupies a small enough 
volume to permit i t s  use at  high frequencies. 
While i t  i s  realized that a good, economical switch is not d1 
that it is required to  overcome the problems listed above, the develop- 
ment of such a switch would solve one of the major problems. 
The realization of a switch with a gated amplifier is an almost 
trivial application. In fact, i f  this is the only required function, the 
circuit becomes much simpler,  with a final configuration quite similar 
to that shown in F ig .  1- 2 ,  
advantages compared with the high-performance gated amplifier shown 
in F ig .  2- 18 .  
intended only for use as a switch a re  possible for several reasons: 
This simple circuit has self-evident economic 
Design simplifications in the case of a gated amplifier 
1. 
2. 
3 .  
4. 
ON-state input current  i s  unimportant, since this current  
can usually be supplied from a low-impedance point. 
High open-loop gain i s  unnecessary since the amplifier is used 
only with a 
The maximum output current can generally be reduced since 
sampling i s  not required. 
The temperature extremes experienced in a general-purpose 
analog computer a r e  low, 
closed-loop gain of unity. 
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5. Since a fixed configuration is used, frequency-stability problems 
a re  minimized, 
Increases in  power consumption a r e  tolerable, 6. 
A modification of the basic gated-amplifier design exists,  and this 
modification should be useful for automatic programming systems be - 
cause of the way such a system would probably be organized. Ideally, 
i t  should be possible to connect the output of every computing element 
to the input of every other element with an automatic programming 
system. 
input of an element from one of possibly five outputs of other elements 
al low s sufficient pro gr  ammin g free dom. 
In practice this is not required, and the ability to supply the 
It is possible to develop a gated-amplifier circuit that can be used 
as an "N-to-one" switch; that is,  one of N signals can be electronically 
selected and switched to a common output terminal with unity gain. 
complexity of such a circuit i s  much less than that of N single gated 
amplifiers. 
The 
In order to demonstrate the feasibility of such a design, H 
I have built a 2-input gated-amplifier switch and there seems to be no 
fundamental problem in extending the basic configuration to handle 5 
to  10  input signals. 
switch i s  described in Appendix II. 
The basic technique used to design this type of 
Because of the relatively relaxed specifications for  a multiple - 
input gated-amplifier design intended only for use as  a switch, it  should 
be possible to construct the circuit in integrated-circuit form with 
present-day technology. 
matic programming system should be on the order of the number of 
operational amplifiers used in  the computer if a five-input switch is 
designed. 
switches can form an automatic programming system may make such 
a system economically feasible. 
The number of switches required for  an auto- 
The possibility that a relatively small number of inexpensive 
Another possible use for the gated amplifier in conventional data- 
processing operations i s  in electronically-tunable filters.  Virtually 
any required linear transfer  function can be generated with standard 
analog simulation techniques using only summing amplifiers and inte - 
d grators. Assume that a system i s  designed with a transfer function A(s). 
i 
a 
. .  
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It can be shown that increasing the gain of every integrator (K i f  the 
integrator transfer function i s  K/s)  by a multiplicative factor of C 
modifies the system so  that the new transfer  function is A(Cs) .  
It can be seen from the discussion of the sampling-mode integrator 
(Section D) that the gain of such an integrator is directly proportional 
to  the sampling frequency. Therefore, control of the sampling f re-  
quency provides a method for frequency scaling a transfer function 
simulated with sampling-mode integrators. 
Q. CONCLUSIONS 
This chapter has demonstrated ways that gated amplifiers can be 
interconnected to perform both linear and nonlinear data-processing 
operations. 
design of data-processing systems which use only gated amplifiers, 
passive feedback and storage elements, logic circuits,  and a shunt 
switch, 
The repeated use of several basic connections permits the 
The advantages of the gated amplifier as  a system building block 
include : 
1. A versatility unmatched by conventional operational amplifiers, 
which require more complex ancillary circuitry in many appli- 
cations . 
2. This versatility i s  manifested by less  complex systems in 
some applications in spite of the greater complexity of a gated 
amplifier compared with an operational amplifier. 
3 .  The use of sampling-mode operation can result in power r e -  
duction of 2 to 3 orders  of magnitude compared with other 
data-processing methods. 
The disadvantages of the gated amplifier are:  
1 .  In certain cases (suchas sampling-mode integration), the accuracy 
is somewhat lower than that possible with conventional analog 
techniques. 
2, The bandwidth of a gated-amplifier system which operates in 
a sampling mode is quite low, 
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The tradeoff which reduces bandwidth and in some cases accuracy 
in exchange for lower average power consumption i s  most desirable in 
space -system applications for several reasons. Most typical experi-  
mental variables are  slowly time varying, with major frequency com- 
ponents limited to l ess  than 100 c/s. 
clude solar -flare data, plasma-density measurements and meteorite - 
impact data. 
telemetry i s  limited by telemetry channel capacity. Furthermore, the 
need for highly accurate data processing i s  not present in space systems 
to the extent that it  i s  in earth-based analog computation for a funda- 
mental reason. 
sensors which a r e  small and light enough for  use in a spacecraft gener- 
ally limit the available signal-to-noise ratio from these devices. Thusu 
typical e r r o r s  in the original data-containing signals wi l l  often mask 
processing inaccuracies of 5 percent or  more .  
Examples of this type of data in- 
Similarly, the rate at  which data can be prepared for 
Design compromises necessitated in order to develop 
In contrast to the design freedom allowed in the case of bandwidth 
and accuracy, power minimization i s  of vital importance in current  
space experiments, and decisions as to what experiments will be a t-  
tempted a re  often made on this factor alone. The situation may ease 
when reactor power systems become practical but such power systems 
will be limited to the larges t  and most complex space experiments. 
i 
The 
smaller experimental packages wi l l  probably be powered by solar cells,  
and hence will have very definite power limitations, for many years .  
It has been shown, a t  least  in the case of the tested systems,  that 
predictions of important system characteristics a r e  easily made from 
gated-amplifier characterist ics.  
calculation of amplifier average power consumption as  a function of 
duty factor. 
by realizing that all load current must be supplied from 7 volts. 
only observed discrepancies in power predictions ar ise  at very low 
average power levels, and a r e  traceable to some increase in power 
consumption because of nonideal output waveforms. The e r r o r s  a r e  
generally l e s s  than 25 percent. 
Power predictions a re  based on 
The power required to supply various loads i s  obtained 
The 
Many possible e r r o r  sources can usually be neglected, since most 
1 of these, such a s  dielectric absorption, show up only a s  scale-factor 
changes and thus can be easily compensated. Generally only one or  
. , ’  
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two non-compensatable e r r o r  sources contribute most of the e r r o r  and, 
once the relevant sources a r e  discovered, realistic e r r o r  prediction 
i s  quite simple for a particular system, 
The examples included in this chapter have been selected a s  r e -  
presentative of the techniques for  gated-amplifier use which I have 
found, More applications undoubtedly exist. The operational ampli - 
f ier  has been used for at leas t  20 years, and new applications a r e  
stil l  being found for this element. 
ence will be required with the gated-amplifier circuit to develop the 
full versatility which should be possible through the unique use of time 
sequencing inherent to gated-amplifier systems. 
The same type of extended experi-  
CHAPTER V 
ANCILLARY CIRCUITS 
In addition to the gated amplifier itself, certain other designs 
such as logic circuits and shunt switches a r e  required in gated-amplifier 
systems,  The functions which these ancillary circuits perform a re  not 
new, but currently-available designs generally operate at power levels 
which exceed the ON-state power requirements of the gated amplifier. 
It is evident that the power economy of systems using gated amplifiers 
would be severely degraded i f ,  fo r  example, the one-shot multivibrator 
and gate driver normally associated with a gated amplifier required 
higher average power than the amplifier itself. 
The circuits presented in this chapter are  basically divided into 
two categories, The f i rs t  of these includes clocks, one-shot multi- 
vibrators, flip-flops, gate drivers,  a specific class of logic circuit, 
and shunt switches. 
actually required for the system design presented in the preceding 
chapter, Typical designs for these circuits a r e  presented. The 
second class of circuit includes an improved shunt switch and a multiple- 
voltage power supply. 
the tests  and have not been constructed. 
certain more complex systems would require some o r  all of these 
elements, and design approaches which could be used a re  outlined. 
These represent all of the circuits which were 
\ 
These circuits were not required to complete 
However, i t  i s  evident that 
The designs presented in this section have not been investigated to 
the extent of the gated amplifier. 
itself where ultimate performance is required, the major design 
criterion used for the ancillary circuits was that they should be com- 
patible with gated amplifiers ~ Cqmpatibility in this sense implies only 
that the ancillary circuits do not significantly degrade the system per-  
In contrast to the gated amplifier 
formance which could be obtained with ideal ancillary circuits.  
The performance of these ancillary circuits i s  superior in some 
respects to that of conventional designs, particularly when power con- 
sumption is considered. 
than that of conventional circuits.  
many applications not involving gated amplifiers, and this represents 
an important subsidiary benefit of the research.  
The complexity i s  generally somewhat greater 
The basic designs can be used in 
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A .  CLOCK 
A clock circuit i s  used to provide a repetitive pulse train which 
i s  required in many applications, 
used in gated-amplifier systems a r e  not particularly severe in  most 
respects,  but, a s  with all other circuits, power requirements must 
.be minimized. 
The requirements for the clock 
The basic clock circuit is shown in Fig. 5-1, and the operation of 
this circuit is explained with the aid of the included waveforms, 
assumed that at  time t = 0 transistor Q, i s  just emerging from satu- 
ration, and at this time the output voltage i s  driven toward zero by the 
current through R2. The output-voltage fall time is determined by 
the size of R 
put. 
initial conditions are  such that this base voltage falls to approximately 
-V. The capacitor s tar ts  to charge exponentially toward +V, with a 
time constant equal to RIC,  be- 
comes slightly positive Q 
of positive feedback around the loop containing the two transistors 
and the capacitor. Since both transistors a re  turning on, output- 
voltage r i se  time i s  excellent if circuit capacitances a r e  small. 
It  is 
and any capacitance (stray or load) present at the out- 2 
The output voltage i s  capacitively coupled to the base of Q l ,  and 
When the voltage at the base of Q l 
turns on, and the circuit regenerates because 1 
The output voltage remains high for a time determined by a number 
of factors, including the magnitude of the two res is tors  and the capaci- 
tor ,  the input resistance of Q 
Q, and Q2. 
cannot be maintained, Q 
is started. 
and storage time and current gain of 1’ 
Eventually, providing R1 > P p R s o  that saturation 
emerges from saturation and a new cycle 
1 2 2  
2 
The circuit which i s  used as  a clock in gated-amplifier systems 
is shown in Fig, 5-2. 
that of Fig. 5-1 is the addition of transistor Q,. A necessary con- 
dition to  prevent a lock-up state for the circuit of Fig. 5-1 is 
The major difference between this circuit and 
R1 > PlP2R2, 
ponent values. 
since it reduces base drive to Q 
a prolonged period. 
to prevent an undesired charging path through the collector -to-base 
Satisfaction of this inequality leads to unrealistic com- 
Transistor Q3 insures that no lock-up state is possible, 
after the output has been positive for 1 
The diode in  the collector circuit of Q i s  required 3 
i 
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+V 
a ) Circuit Diagram 
, 
b ) Waveforms 
Fig. 5-1 Basic Clock Circuit 
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junction of Q3 and the 120-K base res is tor .  
this diode necessitates a second diode in the emitter circuit of Q 
The forward voltage of 
1' 
Oscillation frequency is lowered by placing a capacitor across 
terminal pair T 
limits the maximum current  required f rom Q 
In order to obtain oscillation frequencies above 20 Kc it i s  necessary 
to shunt the 6.8-M charging resistor  with a resistor at  terminal pair 
The 1-K resistor  in ser ies  with this terminal pair 1 '  
during regeneration. 2 
T2 '  
The important characteristics of this circuit are :  
1. 
2 .  
3 .  
4. 
5. 
6 .  
7 .  
The frequency can be adjusted to any value below 300 Kc by 
1 connecting a capacitor or a resistor  across terminal pair T 
o r  T2. 
The circuit provides a 0 to t 7  volt output pulse with a typical 
transition time (10 percent to 90 percent of full output) of 
5 ns, independent of operating frequency. Fall  time i s  much 
slower, but this i s  unimportant since leading-edge triggers 
a r e  used exclusively. 
The circuit operates from -6OOC to  tlOO°C and for variations 
in supply voltage f rom 4 volts to 10 volts. 
Frequency variation with temperature i s  l e s s  than 0 . 0 5  per-  
cent per degree centigrade, and is linear f rom -25OC to t75OC. 
Thus, a capacitor with an appropriate temperature coefficient 
can be used to reduce the variation to l e s s  than 0.01 percent 
per degree centigrade i f  required. 
The frequency change i s  approximately i 2  percent for a * l O  
percent change in supply voltage and i s  linear with supply 
voltage. 
Time jitter is l ess  than 0.01 percent rms. 
The power required with no load and with a 7-volt supply i s  
P = 4 x IO-'+ 2.5 x 10m8F, where P is the power in  watts 
and F is the frequency of operation expressed in cycles 
per second, 
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* I  The clock circuit can be easily modified for use in specific appli- 
cations a Several possible modifications are: 
1 e The circuit can be made to operate to frequencies in excess of 
10 Mc by reducing all resistor  values and by including an 
emitter -to-base resistor  for  transistor Q This modification 
is useful for  high-speed A-D conversion and other applications 
which require high-frequency pulses. 
2 "  
2 .  The clock can be gated i f  a grounded-emitter P N P  transistor  
i s  included in ser ies  with the charging res is tor .  
s is tor  is used as a switch. 
clock was indicated in the section on A-D conversion. 
This t ran-  
The possible need for a gated 
3 The clock can be changed to  a voltage-to-frequency converter 
i f  the charging resistor  is replaced with a controlled current  
source. 
circuit 
This technique i s  used in part of the power-supply 
B. FLIP-FLOP 
\ 
The basic designs for  both the flip-flop and the one-shot multi- 
vibrator a r e  versions of the four-transistor complementary switching 
circuit. l2  This configuration (shown in simplified form in F i g .  5-3) 
has several significant advantages compared with the more common 
two- transi s tor switching circuit including: 
1. Switching speed is essentially independent of quiescent power 
c ons umpti on 
2 .  Rise and fall t imes a r e  identical. 
3. Very high peak currents  for use as tr iggers a r e  available 
when the circuit is in  transition, yet average power require- 
ments can be made extremely low. 
(The simplified circuit shown in F i g .  5-3 is intended for illustration 
only and does not fully exploit the advantages of the configuration.) 
The circuit shown in Fig. 5-3 has two stable states, either with 
Q, and Q4 conducting (in which case Q, and Q 
with Q, and Q3 conducting (Q, and Q 
a r e  nonconducting) or  
The existence 
3 
nonconducting). 4 
d 
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Fig. 5-2 Practical Clock Circuit 
Fig. 5-3 Basic Four-Transistor Switching Circuit 
J 
of these two stable states can be shown i f ,  for example, i t  i s  assumed 
that Q is conducting. The collector potential of Q is near ground, 
and therefore Q3 i s  conducting because of base current  supplied through 
R3. With Q conducting, current is supplied to the base of Q through 
RZ, and this condition justifies the initial assumption. Ql and Q4 will  
be off providing certain inequalities a r e  satisfied. 
saturation voltage of Q2 plus the product of R2 and the leakage current  
This in-  
2 
i 
2 
3 2 
Q4 i s  off i f  the 
) of Q i s  l e ss  than the voltage required to turn on Q,. "CBO 4 
equality and the corresponding one involving Q 
fo r  any realistic resistor  values providing low-leakage transistors 
a r e  used, 
and Q3 are  satisfied 1 
The circuit is most frequently constructed with all four res is tors  
equal, but this i s  not necessary or  even desirable in many applications, 
and all versions used with gated amplifiers a re  designed with non- 
equal resistor  values. The exact method of triggering determines how 
the circuit functions (se t- reset  flip-flop, one-shot multivibrator, etc.  ) 
A practical schematic for a flip-flop is shown in Fig 5-4. While 
this circuit i s  not identical to any flip-flop used for  system design, it  
does illustrate the various triggering methods which can be used, Any 
required flip-flop function can be realized by removing certain trigger 
networks shown in Fig. 5-4 and/or including additional ones in other 
locations. 
1 
Speed-up capacitors a r e  included in the flip-flop design to enhance 
switching speed and to provide high output current during transition. 
Since high-value cross-coupling res is tors  a re  used,it is  necessary to 
include diodes which provide discharge paths for the speed-up capaci- 
tors .  
This particular version is constructed with non-symmetrical base 
It i s  assumed that this flip- drive res is tors  for the following reasons. 
flop wi l l  be used to generate gating pulses rather than a s  part  of a 
counter, and therefore should remain in the logical 0 state most of 
the time, (Positive logic is assumed throughout this discussion; the 
1 output of the flip-flop i s  at t 7  volts with the flip-flop in the 1 s ta te . )  
Base-drive current  is supplied by 2.7-M res is tors  with the flip-flop in 
the zero state, and the resultant quiescent power consumption (in ab- 
sence of load) i s  30 pW. The base-drive res is tors  with the flip-flop in 
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. ,  
the logical 1 state a r e  1 M, resulting in a quiescent power dissipation 
in this state of 80 p.W. The lower-value res is tors  permit higher load 
currents  in the 1 state. 
Set and rese t  a r e  implemented with simple diode gates. Either the 
leading o r  the falling edge of a signal can be used depending on whether 
the particular network is connected to the base of an N P N  o r  a P N P  
transistor ,  
Certain logic functions can also be built into the flip-flop, 
These networks can be either a-c or d-c coupled as shown. 
For  ex- 
ample, triggering on a logical OR combination is possible i f  two trigger 
networks a r e  connected to the base of one transistor .  With this amount 
of freedom in the choice of trigger networks,it i s  often possible to 
eliminate separate inverters and gates which might be required if 
other flip-flop designs were used. 
The complement input uses transistor pair Q5 and Q to provide 6 
current steering, and operates as follows, Assume that the flip-flop 
is in the 1 state. 
ceeds that of Q,. 
than that of Q5. 
input s teers  charge through Q6 to the base of Q 
the state of the flip-flop. 
plement function i s  not required. 
Q6 can be connected to transistors in a following stage for  a shift- 
register  design. 
In this case the base-to-emitter voltage of Q, ex- 
Therefore, the base of Q6 i s  biased more negative 
Application of a positive transition to the complement 
and this action changes 
These two transistors a r e  omitted if the com- 
4 
Similarly, the collectors of Q5 and 
In addition to the 1-  and 0-state quiescent power requirements, a 
certain amount of energy, primarily reflecting the energy necessary to 
charge circuit capacitance, i s  required to change the state of the circuit,  
The energy required to change state with the component values shown 
in Fig. 5-4 is approximately 3 x 10-9 joule, It  is possible to reduce this 
energy by reducing the size of the speed-up capacitors (values as low 
as 10 pF a r e  acceptable) in cases  where high peak output currents a re  
not required such as in a counter. 
The average power requirements for the flip-flop shown in Fig. 5-4 
can be calculated for any specific operating conditions as a combination 
of quiescent and transient power consumption, F o r  example, assume 
the flip-flop i s  triggered with a complementing input a t  a 50-Kc ra te .  
In this case the flip-flop spends one half of the time in each state, and 
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this operation results in  a quiescent power consumption of 50 pW. 
switching power requirement for this trigger rate is 150 pW, and there- 
fore average power consumption i s  200 pW. 
The 
The circuit shown in Fig. 5-4 displays r ise  times, fall t imes,  and 
propagation delays of l e s s  than 5 ns. 
of 10 Mc a r e  possible. 
C . ONE -SHOT MULTIVIBRATOR 
Maximum trigger rates in excess 
Some further modification of the basic switching circuit results in  
the one-shot multivibrator circuit shown in Fig. 5-5. 
The normal state exists with Q and Q4 maintained in conduction 1 
by 2.7-M base-drive res is tors .  
of Q 
a temporary state with Q2 and Q 
plied to the base of Q3 can also be used.) The output current capability 
in this state exceeds 1 mA, since relatively low base-drive resistors 
a r e  used, 
spends most of the time in the state with the positive output low and in  
this state power consumption i s  approximately 40 pW. 
tion in the temporary state is 4 m W .  
A positive trigger applied to the base 
turns on this t ransistor ,  and regeneration drives the circuit into 
(A negative trigger ap- 
2 
conducting. 3 
The assumption implicit in this design i s  that the circuit 
Power consump- 
The time period spent in  the temporary state i s  determined by the 
timing network in the base circuit of Q If no timing capacitor (C ) 
is used, the time spent in the temporary state i s  l ess  than 0 .  5 ps. 
4' T 
This time interval can be increased without limit by increasing the 
value of CT, and electrolytic capacitors can be used i f  required to r e -  
duce size. 
capacitor size i s  0.025 ps per pF.  
The scale factor relating time in  the temporary state to 
Charging current for  the timing capacitor i s  provided by the network 
consisting of a 33-K resistor  and a diode connected in ser ies  between 
the timing capacitor and the positive output. An interesting feature of 
this method of charging is that power is dissipated in  the network only 
while the circuit is in  the temporary state. 
The fifth transistor i s  added to the basic switching circuit to in- 
A peculiarity of the four- sure rapid transition to the normal state. 
transistor switching circuit is that both of the members of a pair of 
t ransistors must conduct for the circuit to regenerate. Consider the 3 
transition from the temporary to the normal state for the circuit shown 
in F ig .  5-5. At some instant Q s tar ts  to conduct, and the voltage at 
the positive output s tar ts  toward ground f rom +7  volts, 
does not regenerate, however, until Q becomes active. Therefore, 
the transition i s  slow for an interval equal to the time required to turn 
Q, on, 
Q5 a r e  chosen s o  that Q 
in  the temporary state. 
than 0 .6  volt i s  required at the positive output to initiate regeneration. 
I 
4 
The circuit 
1 
The diode forward voltage and the base-to-emitter voltage of 
is biased close to conduction with the circuit 
This insures that a potential change of l ess  
1 
The capacitor which i s  placed across  the terminals labeled CT/20 
is included to permit rapid recharge of the timing capacitor. 
timing capacitor i s  recharged following transition to the normal state 
through the 10-K resistor  connected between the collector of Q 
the timing capacitor. 
must supply these currents .  
current would not be available i f  the 2.7-M resistor  provided the only 
base drive for Q,. The network including the capacitor CT/20 and a 
180-K resistor  provides temporarily increased base drive immediately 
following transition to the normal state. 
The 
and 
Peak recharge currents exceed 0 . 5  m A  and Q 
It is evident that the required collector 
1 
1 
1 
The important characteristics of the one-shot multivibrator shown 
in Fig. 5-5 are:  
1. Two 7-volt pulses a re  provided, one positive going and the other 
negative going. Al l  four transition times a r e  l ess  than 10 ns 
(10 percent to 90 percent of full output) with typical values of 
5 ns. The 50-percent points of the positive and negative wave- 
forms occur within 5 ns of each other. 
Time spent in the temporary state can be adjusted from a 
minimum of less than 0.5  j~,s to any higher value with two 
capacitors. 
Maximum duty factor (ratio of time spent in temporary state 
t o  total time) exceeds 50 percent. 
2. 
3 .  
4. More than 1 m A  of output current i s  available from either 
output with the circuit in  the temporary state.  
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5. The circuit operates satisfactorily from -6OOC to tlOO°C 
and exhibits a variation in pulse width of l e s s  than 0 .1  per.- 
cent per degree centigrade over this temperature range. 
Power is computed as  a linear combination of the 40 pW 
required in the normal state and the 4 m W  required in  the 
temporary state.  
includes the power necessary to  charge timing capacitors, 
A certain amount of energy is required to charge circuit 
capacitances (other than the two timing capacitors) on each 
cycle of operation,but contributions from this t e r m  a re  
6 .  
The 4 m W  required i n  the temporary state 
negligible under normal operating conditions. 
D. GATE DRIVER 
The gate driver performs several functions in gated-amplifier 
systems : 
1 .  Voltage gain is supplied. 
as  inputs to the gate driver a r e  amplified to t 9  and 0 volts 
(gating levels) respectively. Operation at the 7-volt level 
permits the design of lower-power logic circuits than would be 
possible i f  a 9-volt level were used. The associated inversion 
turns an amplifier ON for a logical 1 applied to the input of the 
gate driver.  
The 0 and t 7  volt logic signals used 
. .  
2 .  Current  gain is provided. This permits a further reduction 
in logic-circuit power requirements and also increases the 
number of gated amplifiers that one logic circuit can drive. 
3 .  Pulse shaping is provided. While the logic circuits supply 
rapid-transition pulses, transmission along one foot of wire 
slows the transition and introduces ringing. 
cables cannot be used to eliminate this effect because of un- 
realistically high power requirements. The gate driver r e  - 
s tores  deteriorated signals, and supplies gate-drive signals 
with transition times of l e ss  than 5 ns .  
normally located near the associated amplifier s o  that pulse 
fidelity is maintained. 
Terminated 
The gate driver is 
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The circuit used a s  a gate driver in all experimental gated-amplifier 
1 systems i s  shown in Fig. 5-6, and is  essentially one half of the comple- 
mentary flip-flop circuit.  
ground with Q2 conducting and gated amplifiers driven from the output 
wi l l  be ON. The circuit can supply gate current to more than 10 gated 
amplifiers in this s tate.  Switching the input negative pulses Q 
arily, forcing the output to 4-9 volts. The output is maintained a t  t9 
If the input is $7 volts, the output i s  near 
moment- 1 
volts through the 220-K res is tor ,  since no current  is required by the 
gate leads of gated amplifiers in the OFF  state.  The circuit consumes 
less  than 1 m W  of power with the input at  t 7  volts, and less  than 10 F;W 
with the input at ground. 
cent to 90 percent of full output) occur in l ess  than 5 ns.  
Transitions between the two states (10 per-  
E .  LOGIC GATES 
The basic complementary-switching approach used for  the flip- 
flop, one-shot multivibrator, and gate driver can also be used for 
logic gates. 
separate logic circuit o r ,  at  least in  some cases,  can be combined with 
the function of a gate dr iver .  
The required function can either be implemented with a 
I 
A two input OR gate is shown immediately preceding a gate driver 
in the multiplier-divider system discussed in Chapter IV. 
This OR gate i s  actually combined with the gate driver as  shown in 
Fig.  5- 7.  
system, amplifier C i s  gated ON i f  the signal from the voltage-to- 
time converter is a 1 OR if the output of the one-shot multivibrator i s  
a 1. Furthermore, the signal sequence i s  always identical. The out- 
put of the voltage-to-time converter f i rs t  becomes a 1. At some later 
time this variable switches to 0 and simultaneously the one-shot output 
becomes a 1.  
(See Fig .  4-9 
With reference to the discussion of the multiplier -divider 
The cycle ends when the one-shot output returns to 0 .  
In the circuit shown in Fig.  5 -7, the A input represents the output 
of the voltage-to-time converter.  
volts, the circuit output i s  driven to ground by Q 
represents the signal f rom the one-shot. 
t 7  volts at the same time that the A input switches to ground. 
put remains low (and therefore an amplifier gated from this output 
remains ON), since Q2 conducts with input B at t 7  volts. 
When this input is switched to t 7  
Input B of Fig.  5- 7 3 '  
This signal must switch to 
The out- 
When input \ 
B returns to ground Q i s  pulsed momentarily, 3 
output to t 9 volts. 
This type of design can be used to combine 
driving the circuit 
logic -function generation 
with a gate-driver circuit in many typical applications, but the method 
lacks generality since a particular input sequence i s  assumed. 
modified design procedure can be used for the generation of any logic 
function of the form* 
A 
(Xli X 2 '  * -Xm) t (Y1' Y2' * 'Ym) ttt (Z1 Z2 '  * 'Zn) 
The operation of a circuit designed by the modified method will be in- 
dependent of the sequence in which inputs a r e  applied. 
design method i s :  
The general 
1 .  
2 .  
3 .  
4. 
5. 
A series-parallel combination of N P N  transistors i s  designed 
which could be used, with a resistive load, t o  synthesize 
the complement of the required function. 
The dual network is designed using P N P  transistors.  
forming this dual, all ser ies  connections of t ransistors a r e  
replaced by parallel connections and vice versa .  
Corresponding N P N  and P N P  transistors a r e  driven by r - c  
base-drive networks f rom the same input variable. 
The P N P  collection of t ransistors is  used in place of a load 
resistor  for the N P N  t ransis tors .  This circuit wil l  realize 
the complement of the desired function. 
If required, the circuit can be followed by a two-transistor 
complementary inverter .  
however, since both input signals and their complements a r e  
available i f  the inputs are  supplied from flip-flops or one- 
shot multivibrators , 
In 
This step can often be avoided, 
L! 
A logic gate designed by this method has the same advantages of 
rapid transition, high load capability, and low quiescent dissipation 
* 
In accordance with convention, dots a r e  used to  indicate the logical 
AND function, while plus signs indicate a logical OR. 
0 
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inherent to the regenerative complementary switching circuits.  
The general method is best illustrated by an example, and for il- 
lustration it is assumed that the required function is ( A - B )  t (C-DaE).  
A circuit which generates this function is shown in Fig.  5-8. (Speed- 
up capacitors and diodes to discharge the speed-up capacitors have 
been omitted for simplicity. ) Note that without an externally connected 
load, only base-drive power i s  required for any possible combination 
of inputs. 
No logic circuits of this type were constructed specifically for use 
in gated-amplifier systems.  I have, however, used the design method 
for other systems, and my experience with the method indicates that 
transition times under 10 ns coupled with quiescent power consumptions 
of less  than 50 pW per input a r e  possible. 
F. IMPROVED SWITCHING CIRCUITS 
As  mentioned in the introduction of this chapter, the designs used 
The demon- for  the ancillary circuits were not investigated in detail. 
s trated performance seemed adequate for all intended applications at  
the time the designs were completed. 
systems research,  however, i t  became evident that the power con- 
sumption of the various switching circuits can dominate system average 
power requirements in certain applications such a s  sampling-mode 
integration, a t  least  in cases where low sampling rates a re  used. 
As  a result of some of the 
Redesign for further power reduction is possible f o r  all of the 
circuits described in Sections A through E of this chapter.  
is simply to operate the circuits from a lower supply voltage. 
described earl ier  in this chapter were tested without modification using 
a 5-volt supply. This resulted in a 50-percent reduction in power con- 
sumption with no detectable performance degradation. 
voltage was not used for system design since an additional supply would 
be required, and the interconnection technique used made this approach 
difficult. 
One approach 
The circuits 
The lower 
The satisfactory operation of these circuits over wide temperature 
ranges indicates that resistor  and capacitor values can probably be 
altered in  order t o  reduce further: power consumption. 
lower-voltage operation and minor redesign should permit reduction 
Combination of 
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of switching-and logic-circuit power consumption to less  than 25 percent 
of the levels quoted in this chapter with no performance degradation. 
Such redesign will be advantageous if more sophisticated gated-amplifier 
systems a r e  assembled. 
G.  SHUNT SWITCH 
Simple grounded-emitter transistor connections were used as shunt 
switches for the system design described in Chapter IV.  
typess the General Electric 2N3415 and the Texas Instruments 2N3704 
were used as  switches, and either of these types results in an off-set 
voltage (the voltage appearing across the switch terminals with the 
switch shorted out but conducting no current)  on the order of 5 m V  and 
open-state leakage current  under 10-lOA. 
Two transistor 
Two configurations were used depending on application. In the 
case where the switch i s  used to charge or discharge a capacitor, a 
single grounded-emitter transistor is sufficient. 
tor larger than the capacitor to be discharged divided by p is used in 
parallel with a large resistor  to provide base drive. 
A speed-up capaci- 
j In certain applications such a s  the switch used to short out the 
input to amplifier- C (Fig. 4-9) of the multiplier-divider system, a 
slightly more complex two-state switch i s  required. 
used for this type of attenuator switch i s  shown in Fig.  5-9. Note 
that the resistor  which functions a s  the amplifier input resistor  i s  
The basic circuit 
actually divided into three components, rather than two as shown in  
Fig.  4- 9.  
The base-drive resistor  of Q (R ) is selected s o  that Q, can be 1 2  
held in saturation for  any expected value of E. 
ration resistance of Q 1 
100 through this part of the switch. This leads to high feedthrough in 
this section when the switch is  shorted out. The base-drive resistor  
for Q2(R3) i s  selected to minimize the off-set voltage of Q2 when the 
switch is in its short-circuit state. This compound switch results in 
offsets equal to the off-set voltage of Q, independent of variation in 
Ein. 
. However, the satu- in 
precludes attenuation ratios much in  excess of 
0 
Base drive for the two switch transistors is provided by Q3, and 
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connecting the control lead to ground causes the switch to short out. 
This simple drive can be replaced with a complementary drive incorpo- 
rating speed-up capacitors to improve switching speed i f  required. 
It i s  possible to design switches which exhibit better performance 
(primarily significantly lower off-set voltages) for either capacitive - 
discharge applications or for use a s  attenuators. This was not done 
during the experimental program since the switches described above 
a r e  sufficient to demonstrate the various gated-amplifier applications 
and since the components required to design better switches were not 
readily available. However, it i s  evident that better switches may be 
required in  more sophisticated applications. F o r  example, the only 
effect which prevents absolute 10-bit accuracy with the D-A converter 
described in Chapter IV is off-set voltage in a switch. 
The major requirement for a device used in either a discharge or 
an attenuator switch is low off-set voltage. 
vices a r e  available which exhibit lower off-set voltages than a bipolar 
transistor operated in the forward direction. 
transistor used in an inverted connection with collector and emitter 
connections interchanged. 
exhibit off-set voltages of l ess  than 0 . 5  m V  in the inverted direction. 
However, unless the device is specially designed for use in this mode, 
leakage current and low current  gain usually preclude successful oper - 
ation. A number of devices a r e  designed specifically for use in the in- 
verted connection, and these could be used as  switches. 
vice which i s  quite attractive for use as  a switch i s  the field-effect 
At least  two types of de- 
One of these i s  a bipolar 
Many types 'of silicon bipolar t ransistors 
A second de- 
b 
transistor (FET).  
zero off-set voltage. 
Either junction-gate or  MOS devices display virtually 
The main disadvantage of either an inverted bipolar transistor or 
a FET is the high dynamic resistance when on, and this effect prevents 
the use either of these devices alone as  a switch in gated-amplifier 
systems. I t  i s ,  however, possible to combine these devices with bi- 
polar t ransistors in such a way as to realize nearly ideal switches. 
Figure 5-10 shows a circuit which can be used for capacitor dis- 
(It is assumed that the capacitor connected to this circuit i s  charge. 
always charged to a positive voltage.) When the control signal i s  switched 
to ground, sufficient charge i s  supplied to the base of Q to discharge 1 
. .  
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0 to ATTENUATE 
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Fig. 5-9 Switch used to Attenuate a Signal Path 
TO LOAD 
CAPACITOR ( CL ) 0 
-->5 
* - o CONTROL LEAD 4 
( 0  VOLT FOR SHORT; 
-7 VOLTS FOR OPEN ) 
Fig. 5-10 Improved Capacitive-Discharge Switch 
CONTROL 
LEAD 
0 to ATTENUATE 
Fig. 5-1 1 Improved Attenuator Switch 
. .  
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the load capacitor to the off-set voltage of this t ransistor .  
capacitor i s  then further discharged to ground potential through the 
on-state drain-to-source resistance of Q 
-7 volts, neither transistor conducts. Possible improvements of this 
circuit include a complementary drive to improve switching speed and 
the use of diodes to compensate for leakage currents of the two tran- 
s is tors .  
The load 
With the control lead at 1’  
While this circuit has not been tested specifically for use with 
gated amplifiers, my  experience with these types of devices indicates 
that discharge of a 0.1-pF capacitor to l ess  than 100 pV (exclusive of 
the effects of dielectric absorption) within 100 ps coupled with leakage 
currents in the open state of less  than 5 x 10-l’A should be possible. 
Similarly, i t  should be possible to improve the operation of a 
switch used as  a signal attenuator by designing the 3-stage switch 
shown in F i g .  5-11. 
connected bipolar transistor,  and with this transistor conducting, i t  
should be possible to reduce i ts  collector voltage to l ess  than 50 mV 
f o r  any expected value of E The second stage consists of an in-  in’ 
verted bipolar transistor,  and with this device saturated,its collector 
potential should be less  than 1 m V .  The 
low off-set voltage of the FET should attenuate an input signal to l e s s  
than 100 pV when the switch is in  the short-circuit state. 
leakage current  with the switch open should be under 10-lOA. 
two-diode clamping network associated with Q 
gate-drive signal at  ground potential to turn the device on. 
The f irst  stage of the switch i s  a forward- 
The third stage is an FET.  
The total 
The 
i s  used to provide a 3 
As in  the case of the capacitive discharge switch, this type of 
attenuator switch has not been tested, but the techniques are  well 
understood and no particular difficulty i s  anticipated with an actual 
de sign. 
H .  POWER SUPPLY 
The power supply used for all system tests was a laboratory 
Electronic supply which provides 8 independent output voltages. 
current  limiting i s  included, as  well as  an adjustment which changes 
all outputs by a constant percentage. This supply was extremely useful 
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for  testing, but the general design i s  unacceptable for space use be- 
cause its efficiency is too low. 1" 
There a re  several stringent requirements which apply to the de- 
sign of a power supply intended for use in conjunction with gated- 
amplifier systems : 
1 .  Regulation is important since amplifier drift  is dependent on 
supply voltage. As  mentioned in Chapter 111, any variation 
in output voltage which does occur should be a uniform per-  
centage change in all output voltages, since this type vari-  
ation minimizes drift. 
Noise and ripple should be below 1 mV rms to minimize ampli- 
fier output variations from these causes 
2 .  
3 .  Efficiency should be a s  high as possible i n  order to  realize 
the low power consumption typical of the gated amplifier itself 
on a system level. 
fact that gated-amplifier systems can display widely varying 
power requirements a s  a function of time, and therefore the 
power supply must maintain high efficiency over a wide range 
of power transfer levels.  
This requirement i s  complicated by the 
The requirements listed above a r e  difficult to realize simultaneously. 
A dissipative regulator (which generally consists of a ser ies  element 
that can be considered as a variable resistance) satisfies the f irst  two 
requirements but i s  inefficient, particularly for large variations in 
input voltage which lead to high dissipation in the regulating element. 
Higher efficiency regulators generally employ some type of r e -  
sonant charging circuit where temporary magnetic energy storage i s  
used to achieve theoretically lossless conversion from one voltage level 
to another. 
a narrow range of power transfer levels. 
maintain high efficiency over a 1OO:l range of output power. l3 The 
essential features of this circuit a r e  explained with the aid of Fig. 5-12 
Whenever an output pulse is supplied by the voltage-to-frequency con- 
Even this type of supply is normally efficient over only 
I have already reported on a power-supply design which does 
verter ,  the one-shot multivibrator closes the switch. This causes the 
l 
a 
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transformer primary current  to increase, and magnetic energy i s  s tored 
in the transformer core.  The winding polarity i s  such that no secondary 
current  flows during this portion of the cycle. 
i s  used to adjust the a time of the one-shot as a function of suppl 
voltage so  that a constant volt-second product, independent of supply 
voltage, is applied to the transformer primary.  
s tored energy is independent of supply voltage. 
Open-loop compensation 
This m h o d  insuresthat the 
When the switch opens, the primary current decreases to zero, 
the primary voltage reverses polarity and, because of mutual coupling, 
the dotted side of each secondary winding becomes positive. The 
diodes connected to the secondary windings close, and the energy 
stored in the core i s  t ransferred to the output capacitors.  If t rans-  
former leakage inductance and the forward voltages of the diodes a r e  
negligible, the ratios among the multiple output voltages a r e  controlled 
by the secondary turns ratio of the transformer.  
mary  turns and ‘the ratio f r o m  primary to secondary a re  unimportant in 
determining output voltage, and these parameters a r e  chosen as a 
function of switch and core characteristics.  
The number of pri-  
Since the ratio among the output voltages i s  constrained by t rans-  
former parameters,  regulation of all output voltages i s  possible with 
feedback from only one voltage. This voltage i s  compared with a r e -  
ference, and the difference is applied to the voltage-to-frequency con- 
ver ter .  The voltage-to-frequency converter used is a modified clock 
circuit as described ear l ier  in  the chapter, and this circuit i s  designed 
to have very sharp transfer characterist ics.  If the output voltage ex-  
ceeds the reference by several millivolts the circuit output frequency 
drops to zero, while i f  the output drops slightly below the reference 
the circuit operates at maximum frequency. Equilibrium is reached with 
the converter operating a t  the frequency that exactly supplies the load 
requirements. 
This configuration can maintain high efficiency for a wide range of 
power transfer levels because the circuit t ransfers a fixed amount of 
energy f rom input to output on each cycle of operation. Important de- 
sign parameters such a s  number of primary turns, switch drive, and 
core parameters can be selected to maximize transfer efficiency for 
a 
s 
1 %  
3 
Fig. 5-12 Basic High Efficiency Converter 
AMPLIFIER 
High Efficiency Converter with Improved Regulation Fig. 5-1 3 
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the particular energy level chosen, since the transfer efficiency i s  
independent of the rate at which the cycle is repeated. 
A prototype one-watt converter using this design technique was 
tested and displayed the following characteristics : 
1.  
2 .  
Output voltages a r e  512 volts, * 9  volts, * 6  volts and *3 volts. 
Output-voltage regulation i s  maintained for input-voltage vari  - 
ations from 10 volts to 30 volts. 
3. Regulation against changes in  load was measured by keeping 
the ratio of the currents required from the various output 
voltages constant while changing the magnitudes. 
realistic test ,  since a s  the duty factor of gated-amplifier oper- 
ation i s  increased, all output currents should increase pro- 
portionately. With this constraint, regulation of all outputs 
except the f 3  volt outputs is within *2 percent for any load 
from no load to full load, and any input voltage from 10 volts 
to 30 volts over the temperature range of -6OOC to tlOO°C. 
Under similar conditions, the -1:3 volt outputs a re  regulated to 
within *4 percent. 
This is a 
4.  Output ripple voltage is less  than 20 m V  r m s  at  any load. 
5 .  The efficiency i s  84 percent at  the one-watt level, and r e -  
mains above 80 percent at  any level above 10 m W .  
While this type of supply does have several  attractive features, 
further modification would be required for use with gated amplifiers. 
In particular, regulation should be improved and ripple reduced. An 
improved supply has not been designed, and development of a satis-  
factory supply would be a fairly extensive engineering project. 
however, conducted Some preliminary investigations which indicate 
that the required performance could be obtained by combining a supply 
of the type discussed above with ser ies  regulators. Series regulators 
provide excellent regulation and very low ripple, and can be made ef- 
ficient i f  the voltage across  the regulating element is kept low. 
I have, 
A possible design is outlined in F i g .  5-13. (For  clarity, only two 
of the five voltages required by the gated amplifier a re  shown in this 
diagram. ) 
that each output voltage i s  nominally 0 . 5  volt higher than required. 
The transformer secondary turns ratios a re  selected so  
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The output voltages a re  then further regulated individually with ser ies  
+ I  regulators driven by reference amplifiers. (All reference voltages 
would be derived from a single reference element to insure that all 
output voltages varied proportionately. ) The ser ies  regulators consist 
of t ransistors with low saturation voltages. 
can regulate effectively with 0 . 2  to 0 . 3  volt across the transistor .  
Devices a r e  available which 
The voltage across each ser ies  regulator is monitored with a logic 
circuit which provides a 1 output if the voltage across  the particular 
transistor is l ess  than 0 . 5  volt. The logic signals a re  combined with 
an OR gate and the circuitry i s  arranged so  that a constant-frequency 
clock turns on i f  the voltage across any ser ies  regulator becomes less  
than 0.5 volt. With the clock on, all preregulated output voltages, (and 
therefore the low one) wi l l  be increased because of energy transferred 
through the transformer.  In practice, one transfer cycle would be 
sufficient to restore the low voltage and thus turn the clock off. The 
time until the clock operated again would be dependent on load, and the 
frequency of operation should stabilize a t  a value dependent on load and 
the energy transferred per cycle. 
i This type of circuit combines the best features of both the ser ies  
regulator and the flyback-type circuit. The excellent regulation and 
low ripple of the ser ies  regulator a re  maintained, but dissipation i s  
minimized because of the low voltage across  the ser ies  elements. 
The efficiency of this type of circuit would be somewhat lower 
than that of the regulator described ear l ier  for two reasons. 
is the power lost in the se r ies  regulating element, and the secondis  
the power required by the reference amplifiers, monitors, and other 
additional circuitry,  However, these circuits could all be operated at 
very low current levels (o r  possibly gated), since low bandwidth i s  
tolerable. 
The first 
While i t  i s  emphasized that this type of circuit has not been tested 
and that considerable enginering effort would be required to develop 
a final circuit suitable for  space use, I have done some preliminary 
calculations in  an attempt to predict the behavior of such a power 
supply. 
designed with efficiency between 7 5  percent and 80 percent at  the one- 
watt level. 
These calculations show that a one-watt regulator could be 
1 Efficiency should exceed 70 percent a t  a 25-mW level. 
CHAPTER VI 
SUMMARY AND SUGGESTIONS FOR FUTURE RESEARCH 
The advantages of the gated amplifier, a new circuit which in- 
corporates integral electronic switching into the design of an operational 
amplifier in order to enhance versatility and minimize power consumption, 
have be en demons t r ate d . 
In addition to  the inclusion of the gating feature, the design of the 
gated amplifier differs from that of conventional operational amplifiers 
in that most of the voltage gain i s  obtained in one stage, a cascode 
amplifier loaded with a constant current source. This stage i s  preceded 
by a differential amplifier and followed by a unity-voltage -gain buffer 
amplifier.  
yields very high bandwidth, and permits simple compensation for any 
required load and feedback combination. 
amplifier in the ON-state is comparable with state-of-the-art oper- 
ational amplifiers except for  a slightly reduced maximum output volt- 
age. 
that i ts  power consumption i s  at least  one order of magnitude lower 
than that of commercially-available operational amplifiers. 
reasons, i t  i s  felt that the basic design technique can be used to ad- 
vantage in the design of conventional operational amplifiers.  
This approach minimizes ON-state power consumption, 
The performance of the gated 
An outstanding feature of the gated amplifier in the ON state i s  
) 
For these 
Gated-amplifier applications have been presented in the form of 
a ser ies  of systems which can be used to perform typical data-processing 
operations. 
is possible to operate the amplifiers in  a sampling mode such that they 
remain OFF most of the time. 
data while the amplifiers a r e  O F F .  
possible, a power reduction of from two to three orders  of magnitude 
compared with conventional approaches is generally obtained. 
of the low power consumed by these sampling systems they a r e  par-  
In cases where the input-signal frequency i s  limited, i t  
Capacitive storage is  used to maintain 
When this type of operation i s  
Because 
ticularly attractive for space applications. 
The versatility of the gated amplifier as an analog data-processing 
circuit has been demonstrated by the ease  with which systems can be 
realized. Only a small amount of ancillary circuitry (primarily logic 
circuits)  is used, and in many cases an overall system simplification - 1  8’ 
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i s  possible in spite of the somewhat larger component count of the 
gated amplifier compared with other operational amplifiers,  
Two systems, a digital-to-analog converter and an og multiplier - 
divider, have been built and tested. 
comparable to that of conventional systems,  
proach yields somewhat less  complex systems in both cases as well 
a s  an average power consumption that is approximately 1/1000 that 
of other realizations. 
The accuracy of both systems i s  
The gated-amplifier ap- 
The results of tests  on these two systems show that other systems 
which were designed but not actually constructed and tested should 
yield equally satisfactory performance, since similar techniques a r e  
used in all gated-amplifier systems,  
The ancillary circuits which a re  required for the tested systems 
have been designed and built. Several other types of circuits,  such 
as  a power supply and an improved shunt switch, wil l  be required in 
more complex space systems and design procedures for these circuits 
have been outlined. 
systems, the ancillary circuits are  general-purpose designs which 
should prove useful in other low-power applications. 
In addition to their application to gated-amplifier 
Several areas  for future gated-amplifier research became evident 
during the program. 
amplifier seems ideally suited to this purpose, several  specific im- 
provements should be included in future designs: 
While the basic configuration used for  the gated 
1.  The final packaging techniqye is important. A significant 
fraction of the capacitance a t  all of the cri t ical  amplifier 
nodes a r i ses  from stray capacitance. Therefore, a package 
designed for minimum capacitance would result in improved 
frequency response with no increase in  ON-state power. 
2. Circuit modifications should be made to take full advantage of 
device improvements as they become available. 
an integrated-circuit gated amplifier should be designed as  
soon as  feasible, since it wil l  result in improved bandwidth 
as  well as  greatly reduced size.  
In particular, 
3 
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" J  
3 .  
4.  
The gate-driver circuit, which i s  required in nearly all appli- 
cations, should be incorporated into the gated-amplifier design 
and these two circuits packaged as a unit. 
The circuit should be modified to lower OFF-state power con- 
sumption, since in  some applications this represents a large 
fraction of the average power requirements. 
complished by either gating the input-current compensating 
network or  by increasing the resistance of the components used 
in this network. 
This can be ac- 
The gated amplifier described in this report is intended to illus- 
trate the basic principles of operation and is a general purpose circuit 
It  will generally be possible to design a unit which i s  better for a specific 
application in that the necessary engineering compromises can be tailored 
specifically to that application. 
Chapter 11 can be used as guidelines for this type of redesign. 
ample of an application where redesign would be advantageous is that of 
circuits intended for use in non-space analog computation, where power 
The design techniques outlined in 
An ex- 
1 would be traded for  increased dynamic range, higher bandwidth, and 
faster switching. 
Redesign of some of the ancillary circuits i s  also recommended i f  
Reduction of logic levels to 5 volts 
one 
a large space system is designed. 
would result in equivalent performance circuits which operate on 
half the power of those described in  Chapter V .  
would be required, and the only penalty would be the need for one ad- 
ditional supply voltage. 
supply complexity i s  justified. Some slight modification of the circuits 
should result in further power reduction by at least  a factor of two. 
N o  circuit modification 
In a large system this small  increase in power- 
The greatest potential improvement probably involves new appli- 
cation methods which use the gating feature to further increase versa-  
tility and reduce power consumption. 
Chapter IV were not limited in scope because of limitations discovered 
in the basic concept but rather because of lack of time to develop other 
applications. 
bility will be extended as  further experience is gained with the gated 
The examples presented in 
It seems a virtual certainty that the range of applica- 
4 
I 1 
amplifier as  a building block. 
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An example of a technique which could yield further power r e -  
duction is that of variable-rate sampling. 
not yet been investigated in detail, seems attractive for use in any 
system that employs sampling-mode operation. Consider a system 
such as the multiplier-divider. 
amplitude signals require l ess  average power for processing than 
large-amplitude signals. 
extend this self-optimization so  that lower -frequency inputs also auto- 
matically reduce power consumption. Suppose that the clock used to  
generate sampling pulses were modified to function as  a voltage-to- 
frequency converter. The change in output voltage on each cycle of 
operation could be monitored by sensing total charge supplied to a 
hold capacitor during the cycle, 
to maintain a fixed change in output voltage per cycle, and this modi- 
fication would result in constant dynamic e r r o r s .  
vestigations show that implementation of this technique, coupled with 
a minimum amount of circuit modification t o  lower amplifier OFF- 
state power and logic-circuit dissipation, should result in a system 
with performance characteristics equivalent to those of the multiplier - 
divider described in Chapter IV for high-frequency, large -amplitude 
inputs. However, power consumption would automatically drop to l ess  
than 200 pW for low-frequency, small-amplitude inputs. 
the above example i s  only one illustration of many possible methods 
which further exploit the unique capabilities of the gated amplifier. 
This technique, which has 
This system i s  arranged so that small- 
Variable-rate sampling may offer a method to 
The clock frequency could be adjusted 
Preliminary in- 
It  i s  felt that 
In summary, the gated-amplifier is ideally suited to space-system 
data processing since i t  can be used to implement many required 
operations with a small  amount of ancillary circuitry and since the 
average power required to  perform a specific operation with gated 
amplifiers is dramatically lower than that of other methods. 
modifications of the specific circuit described in this report shcddsesultin 
a gated amplifier tailored to general-purpose analog computation. 
Further research should extend the range of applicability and result in 
the development of new methods which can further lower power r e -  
quirements. 
Simple 
APPENDIX I 
CIRCUIT CONSTRUCTION TECHNIQUES, PARTS SELECTION, 
AND INITIAL ADJUSTMENTS 
The performance of high-frequency circuits such as the gated 
amplifier and the ancillary circuits used with it i s  dependent upon the 
packaging of the circuits, and for this reason the packaging techniques 
used to obtain the results presented in the report must be included. 
Furthermore,  many of the components used in the gated-amplifier 
circuit a r e  selected, and details of the selection process a re  necessary 
for duplication of the circuit.  
The material  presented in this appendix should permit construction 
of gated-amplifier circuits and systems that duplicate the performance 
of those described in this report .  Suggestions for the repackaging that 
would be required for actual space experiments a re  included. 
A .  GATED-AMPLIFIER PACKAGING 
This section describes the details of the construction method used 
to realize the gated-amplifier circuit.  
for the gated-amplifier circuit described in this report is not intended 
for use in space applications, or even as a prototype for space circuits, 
packaging i s  important for several  reasons : 
While the packaging selected 
1 .  The gated amplifier is a high-frequency circuit, and exces- 
sive lead inductance, node capacitance or  poor grounds will 
deteriorate performance e 
2.  The multiplier-divider system described in Chapter IV in- 
cludes approximately 600 components. 
testing such a system becomes prohibitively long i f  connections 
a re  not reliable. 
Since a primary consideration with the gated amplifier is 
versatility, the amplifiers must lend themselves to easy 
interconnection 
circuitry as required by system considerations. 
As with any experimental circuits, extensive testing of the 
gated-amplifier is necessary.  
readily available to permit this testing. 
The time required for 
3 .  
either with other amplifiers or with ancillary 
4. 
Internal voltages must be 
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Fabrication in printed-circuit form was ideal for the experimental 
circuits since it combines the features listed above and since this work 
could be done in house to minimize the time required for circuit con- 
struction. 
A gated-amplifier circuit which is typical of those used for all 
experimental investigations i s  shown in Fig.  3-1. 
completely wired circuit i s  shown together with a back view of an un- 
wired board in  this photograph. 
this form for use in the experimental program. 
A front view of a 
Six amplifiers were constructed in 
Several construction features are  evident f rom this photograph. 
The most prominent element in the assembled circuit i s  the aluminum 
block used t o  equalize the temperature of the input t ransistors and 
diodes. 
the board is either ground or  supply voltages (incremental grounds). 
This entire a rea  i s  effectively a ground plane which maintains a noise- 
free local ground and provides shielding between adjacent boards used 
in system design. 
the reliability of connections between circuit components and the con- 
Over 80 percent of the conductor pattern on the reverse side of 
All  holes in the board a re  plated through to increase 
ductor pattern, and a maximum size conductor pattern i s  maintained to 
minimize the possibility of conductors lifting from the epoxy-glass 
base material.  
All connections to the circuit are  made by means of hermaphrodite 
banana plugs located around the perimeter of the circuit board. 
four corner plugs a r e  grounded, while the plugs located to the top left 
of the board a r e  supply-voltage connections. 
not connected to the circuit a r e  provided at the top right of the board. 
The 
Plug locations which a re  
' These plugs are  used a s  signal jumpers in systems.  The input, output, 
gate and compensation terminals are located along the bottom of the 
board. 
terminals,  a feature which facilitates interconnection. In typical 
applications, the only modification made to a particular amplifier to 
adapt it for use in  a certain operation i s  relocation of these plugs. All 
feedback and compensating networks a re  located external to the ampli- 
fier on special-purpose interface boards, with the result that all ampli- 
Two possible plug locations a re  provided for each of these 
\ 
f iers  a re  interchangeable in systems. I 
1 
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B . ANCILLARY -CIRC UIT PACKAGING 
All  ancillary circuits w e d  for system realization were hand wired 
. .  
* '1 
on special-purpose interface boards. 
preference to printed-circuit construction since it allows greater f ree-  
dom in the design of the ancillary circuits.  
This technique was chosen in 
The general circuit schematics used fo r  the ancillary circuits have 
However, no two ancillary circuits used been presented in Chapter V .  
in the design of the systems described in  Chapter IV a re  identical; 
minor variations, such as  changes in the type of trigger networks used 
in the case of flip-flops, a r e  introduced as required in a particular 
system. 
construction of several  types of circuits on each interface board without 
the need for an individual printed-circuit layout for each board. 
Hand wiring permits this type of design and also allows the 
The feedback and compensation elements for the gated amplifiers 
a r e  also located on interface boards together with the ancillary circuits a 
The interface boards a re  connected to gated amplifiers with banana 
plugs to form systems. 
F i g .  3- 2 ,  which shows the multiplier-divider system. Numbered f rom 
top to  bottom, boards 1, 3 ,  4 and 6 a r e  gated amplifiers, while boards 
2 and 5 are  interface boards 
and ease of interconnection made possible by the assembly method is  
evident f rom the photograph. 
C .  
The interconnection method is illustrated by 
The freedom from external jumpers 
SEMICONDUCTOR SELECTION FOR GATED AMPLIFIERS 
Every transistor and diode used in the gated amplifier is tested to 
some extent, and many devices are  selected for certain characteristics 
This is done for two reasons: 
1. The plastic-encapsulated transistors used in the gated ampli- 
fier typically have a wider range of parameter variation than 
their metal-cased counterparts. 
order to achieve parameter spreads equivalent to those of 
metal-cased devices, 
Selection is one method for'improving performance without 
adding components to the circuit.  
Selection is  required in 
2 .  
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While the time and effort required for component selection i s  a 
disadvantage in mass-production situations, selection i s  practical for 
circuits desigeed for  space applications. Components intended for 
space use a re  normally inspected very carefully both mechanically 
and electrically, often before and after certain stressing operations 
such as prolonged high-temperature bake and thermal shock. 
data i s  recorded to permit elimination of potentially unreliable devices, 
as well as to aid in determination of causes of any possible failure, 
either in system test  or  in space. 
to select t ransistors for use in specific circuit locations. 
The 
Little additional effort is required 
Aside from testing time, the cost increase as a result of selection 
i s  minimal. For example, since transistor collector-to-base junctions 
a r e  used as diodes in the gated-amplifier circuit, t ransistors which a r e  
unacceptable as  active devices are  not discarded. 
ticularly attractive in view of the fact that the transistor junctions offer 
improved performance compared to most diodes and that the tran- 
sistors a re  generally l ess  expensive than high-quality diodes. 
This option i s  par-  
As an initial screening procedure, the leakage currents and for-  
ward voltages of all t ransistors and diodes were measured, and ex- 
tremes of the distributions were eliminated. In most cases these tests  
were more severe than manufacture4s acceptance tes ts .  For example, 
the specified maximum collector-to-base leakage current for a 2N3563 
i s  5 x 10-8A at 25OC with 15 volts applied to this junction. However, the 
typical value under these conditions is 10-l’A. Accbrdingly, all de- 
vices with leakage currents in excess of 10-lOA (10 percent of the distri-  
bution) were eliminated. 
screening i s  that leakage current  and forward voltage a re  good indi- 
cator s of potentially unreliable devices. 
often indicate surface damage, while deviations in forward voltage 
generally indicate differences in transistor geometry. 
The reasoning that underlies this type of 
Excessive leakage currents  
In addition to general screening, many devices were selected for 
use in certain circuit applications. 
necessary to realize the Performance described in Chapter 111. 
specific selection procedures used for particular t ransistors and 
diodes a r e  outlined in Table Al-1.  
used in Fig.  2-18.) 
These selection procedures a re  
The 
(Numbers correspond to those 
i. 
" i  
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Table  A l - 1  
C h a r a c t e r i s t i c s  of T r a n s i s t o r s  and Diodes which  are Selected 
' T r a n s i s t o r  o r  Diode 
Q l ,  Q2 j 
i 
I Q5 
I 
I 
I Q l l  
Q12' '13 
I D16' D1? 
.-- - -__ - _ ~ .  
Selected Parameters 
/3 > 300 at IC = 100 p.A. ICBO < 2 . 5  x 10-'"A 
at 20 V .  
within 10 m V  at I = 100 pA. 
I (reverse leakage  current) 
Diodes are selected so that the f o r w a r d  
vol tage of D plus the b a s e- t o- e m i t t e r  
vol tage of Q: at 100 pA is e q u a l  t o  the 
sum. fCpr D and Q within 2 m V .  
B a s e- t o- e m i t t e r  vol tage match 
c 
<lO'llA at 15 V. L 
2 2 
- 11 p > 25 at I- = 0 . 2  PA. I,,, <10 A at 20 V .  
b W U V  
Selected t o  minimize O F F - s t a t e  input 
currents.  See Sec t ion  D .  
p > 40 at IC = 400 PA. 
r > 4 M a t I c  = 400 PA. 
C 
S e l e c t z d  fo r  t e m p e r a t u r e  compensa t ion .  
See Section D. 
r > 5 M  atIc = 200 PA. c 
r > 5 M at IC = 200 pA. c 
r > 5 M at IC = 250 PA. 
C 
/3 > 40 at IC = 250 PA. 
p > 40 at IC = 200 m A .  
p > 25 at IC = 100 pA. 
Base - to- emi t t e r  vol tage match within 
10 m V  at IC = 100 FA. 
- 
*11' Same as QlO,  
IL < 1 0 - l l A  at 15 V.  
J 
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D .  INITIAL AMPLIFIER ADJUSTMENTS 
There a re  certain adjustments which a r e  performed on the gated- 
amplifier circuits following preliminary testing. 
a r e  made in the following order: (See Fig. 2-18). 
These adjustments 
1. OFF-state input current .  This i s  adjusted by selecting diodes 
D and D with leakage currents  equal to uncompensated OFF-  
state input currents .  
3 4 
2 .  ON-state input current .  Several steps a r e  required to make 
this adjustment. 
placing a selected resistor  across  the terminals from R 
to R3C on the circuit board, and is  then connected as  a unity- 
gain amplifier (direct connection from the output to the negative- 
The amplifier is first  voltage balanced by 
3A 
gain input terminal).  Positive-gain input current  can then be 
measured directly, 
lower than the actual value (R 1A t RIB) required to reduce the 
input current to  zero  and is  soldered in place. Resistor RIB  
is used a s  a vernier to finalize the adjustment. 
is not permanently connected to permit future adjustments i f  
required to compensate for power-supply-voltage changes or  
Resistor RIA  i s  selected about ten percent 
This resistor  
to zero input current  a t  some temperature other than room 
temperature. Negative-gain input current is measured by 
connecting the positive -gain terminal to ground and connecting 
a 10-M resistor  from the output to the negative-gain input. 
In this case it can be shown that the amplifier output voltage is 
-10 times the negative-gain input current .  The current  is 
reduced to zero by adjustment of RZA and RZB.  
7 
3 .  Voltage drift vs .  temperature i s  the final adjustment. The 
amplifier is connected for a non-inverting gain of 100 (as 
explained in Chapter 111) and the positive -gain input terminal 
is grounded. 
the drift referred to the input. Resistor R 3A 
approximately 4 K less than the total value (R 
required to achieve zero drift with two arbitrari ly selected 
diodes inserted for D5 and D6. 
This forces an output voltage which is 100 times 
is selected to be 
3At  R3Bt R3C) 
The amplifier output is then 
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set  to zero volts (with D5 and D 6 
3B and R3C* resistor  in the location normally occupied by R 
The amplifier is temperature cycled f rom O°C to t 5OoC, and i f  
the valley temperature is not between 2OoC and 3OoC, a new 
set  of diodes is selected fo r  D5 and D If the total forward 
voltage across D and D i s  increased by 20 mV,  the valley 
temperature increases by approximately 10 C, and this r e -  
lationship is used as an aid in selecting the replacement diodes. 
The amplifier i s  then temperature cycled a second time to in- 
sure correct  compensation. Resistors R3B and R3C a re  used 
as  coarse and finevoltage-drift adjustments, and a r e  selected 
after temperature compensation i s  completed. Resistor R 
i s  not permanently connected, and may be changed to com- 
pensate for changes in supply voltage, or to reduce the drift 
at  some particular temperature to zero. 
in place) by placing a single 
6" 
0 
5 6 
3 c  
While the component selection and adjustment procedures outlined 
in Sections C and D a r e  somewhat complex, they a re  justified in terms 
of improved amplifier performance and uniformity. While not every 
parameter of every completed amplifier was tested, the finished arnpli- 
f iers  show amazing consistency of such important characteristics as  
open-loop gain, step response for specific feedback connections, and 
maximum output current,  and this allows direct interchangeability in  
system design. 
1 
The total time required for  component selection and final amplifier 
adjustment averaged two days for each amplifier, with possibly four 
hours of this time devoted to preliminary amplifier tes ts .  
ear l ier ,  some of this time would be required in any flight program to 
insure reliability of the semiconductors. I t  is felt that this time could 
be reduced somewhat by the increased familiarity and somewhat more 
systematic test procedures that would evolve during a large-scale 
construction program. Furthermore, most of the work involved in this 
phase of the construction can be performed by skilled technicians a s  
opposed to professional staff. 
As  mentioned 
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E .  SUGGESTIONS FOR IMPROVED PACKAGING 
The packaging described in  Section A is not intended for use in 
flight systems o r  even as a prototype for final packaging. 
construction method used in this research is mechanically acceptable 
(at least  i f  the final circuit is potted) f rom a reliability point of view, 
the size requirement of 19 cubic inches per amplifier precludes the use 
of this method in  any but the most simple space experiments. 
While the 
Several acceptable methods of repackaging a r e  available for use in 
space systems.  
The types of components required prevent monolithic (or single -chip) 
integration of the gated-amplifier circuit with present-day technology. 
It should be possible, however, to integrate the circuit on two or more 
chips, with different chips used for different transistor types. 
t ransistors,  diodes, and low-value res is tors  and capacitors could be 
included on these chips. High value res is tors  could be deposited, and 
decoupling and adjustment components included external to the r e s t  of 
the circuit. 
program, but should result in an extremely small circuit.  
would probably be a t  least  a factor of two higher than the amplifier 
described in this report because of lower node capacitance. 
One of these i s  packaging in integrated-circuit form. 
All  
This approach would require a rather involved development 
1 Bandwidth 
An intermediate approach i s  construction in discrete -component 
printed-circuit cordwood form.  
circuits of equivalent complexity intended for  use in space systems.  
It would be necessary to  replace most components used in the gated 
amplifier with physically smaller components as listed below: 
This technique has been used for 
11 
1. 
2 .  
3 .  
All  t ransistors should be obtained in a TO-46 or smaller 
package. 
semiconductor manufacturers,  
Al l  res is tors  should be replaced with 1/8-watt units. 
would not affect reliability since all res is tors  operate at  l e ss  
than 2 -mW average power. 
Al l  ceramic capacitors should be replaced with 50-volt units. 
This would not affect reliability since all capacitors used in 
the circuit operate at l ess  than 20 volts. 
This type of repackaging i s  available from most 
This 
a 
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4. The dues .  of capacitors used for decoupling should be reduced. 
This would be possible since the shorter lead lengths inherent 
to this type of packaging reduce decoupling requirements. 
Repackaging in cordwood form should reduce the volume of the 
gated-amplifier circuit to approximately 1.5 cubic inches and this 
size should be adequate for  many applications. 
circuit would probably be increased by 20 percent to 30 percent because 
lower node capacitances a r e  possible with this method. 
The bandwidth of the 
APPENDIX I1 
THE MULTIPLE-INPUT GATED AMPLIFIER 
The basic gating techniques used in the gated-amplifier circuit 
can be extended to a type of circuit that I call a multiple-input gated 
amplifier. 
used in any gated-amplifier application described in this report .  Further - 
more,  the versatility of a multiple-input gated amplifier i s  greater than 
that of the gated amplifier, since a ,  single multiple-input circuit can 
be used for  multiplexing operations. 
An appropriate multiple -input gated-amplifier de sign can be 
A model for the multiple -input gated amplifier is shown in Fig.  A2 -1 
and this model has N f l  states a s  follows: 
1.  All  switches a r e  open and the amplifier requires minimum 
power. 
2. The switch at the output, the input terminal labeled minus, 
and the f l  input a re  closed, but all other switches a r e  open. 
In this case 
3 .  The switch at the output, the input terminal labeled minus, and 
the t K  input (K = 2 to N)  a re  closed,with all other switches 
open. 
E out ( s )  = [EtK(S) - E p ) l  A(s)  
This circuit can be used to  eliminate several gated amplifiers in 
some applications. F o r  example, many experiments have a number of 
different outputs which a r e  often sampled and A-D converted sequentially. 
With the circuit shown in Fig.  5-14, N signals could be connected to the 
N positive inputs, and the output connected to the negative input and also 
to a capacitor to ground. The various inputs could then be independently 
sampled. Selection of any one of N signals is also possible in a con- 
tinuous rather than a sampling mode, and this type of connection could 
be quite useful for conventional analog computation a s  explained in 
Chapter I V .  The "N-to-one" switch i s  obtained if the output i s  con- 
c nected to the negative input terminal and the N signals applied to the N 
I 
positive input terminals.  
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a .  
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This type of circuit could be developed by appropriately intercon- 
necting a number of gated amplifiers. 
tive which is outlined in Fig.  A2-2.  
simplicity. With the f i rs t  current  source on, the input stage consists 
- E l .  With the of Q, and Q2, and the output is proportional to E 
second current source on, the input stage is formed by Q 
the output is proportional to E -E . The common output stage i s  4-2 - 
gated on whenever either of the two input stages is on. 
There is a much simpler alterna- 
A two-input circuit i s  shown for  
t 1  
and Q1 1 2' and 
The concept can be extended by adding one input transistor,  two 
diodes, and a current source for each additional input. 
components i s  achieved by sharing a common output section, the most 
complex portion of the gated amplifier, among many individually- 
selectable input stages. 
An economy of 
The components comprising the input stages a r e  matched in groups. 
The base-to-emitter voltage of Q 
selected to be equal to the corresponding values for Qz and DZ. 
plus the forwardvoltage of D 1 1 a r e  
Simi, 
larly, the voltage across Q and D' is made equal to that across  Q' 1 1 2 
and D i .  In contrast to the gated amplifier, i t  is not possible to achieve i 
balance for all inputs by varying the resistor  shown in Fig. A 2- 2 .  
stead, the magnitudes of the current sources a re  varied to  reduce input 
drift .  
In- 
The same type of input-circuit modifications described ear l ier  in 
connection with the gated amplifier can be used to improve the perform- 
ance of this type of multiple-input stage. 
to compensate ON-state input current and reverse  -biased diodes to 
compensate OFF-state input current.  
'\ Examples include transistors 
It should be possible to achieve performance which i s  equivalent 
to that of the gated amplifier with the single exception of somewhat r e -  
duced bandwidth. 
input node of the final amplifier i s  increased by multiple input t ran-  
s is tors .  
proximately a factor of two below that of the gated amplifier for  a six- 
input design. 
to increase bandwidth in applications where increased power consumption 
is tolerable. t 
This a r i ses  since the total capacitance seen a t  the 
The increased capacitance should reduce the bandwidth ap- 
The operating current levels can be increased in  order 
'\ 
" 3  
. .  . 
' . . i  i : .  . . _  
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E -  
E +1 
E +2 
----- 
L -- - - - - - - __ _I 
Fig. A2 - 1 Model for Multiple-Input Gated Amplifier 
E out 
GATE ON 
TO SELECT 
+2 INPUT 
-1 2 I 
Fig. A2 - 2 Two-Input Gated Amplifier 
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A multiple-input gated amplifier which operates at the low power 
levels of the gated amplifier described in this report has not been de- 
signed. I have, however, demonstrated the feasibility of the basic 
approach with a 2-input gated amplifier intended for use as an analog 
switch. l4 The switch provides very low output impedance and low 
crosstalk between the O F F  input signal and the switch output. Power 
consumption was  not critical in this particular application, and com- 
ponent types and current levels were altered in order to obtain 80-Mc 
bandwidth through the switch and 25-11s transfer time between inputs. 
i 
a 
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